Neural Networks Can Help Keep Connected Vehicles Secure
By Shreyas Basavaraju, Socionext America (Agust 16, 2023)
Connected vehicles are, according to the World Economic Forum, forecast to double by 2030, accounting for 96% of all shipped vehicles.
With everything being connected and software-driven, vehicle tampering will become a real problem. Remotely controlling a smart vehicle or interfering with the navigation system can lead to a wide range of safety issues for consumers. In 2021, a new standard called ISO/SAE 21434 was developed in collaboration with SAE International to address the cybersecurity in engineering of electrical and electronic (E/E) systems within road vehicles.
The new standard is designed to ensure high-quality safety and cybersecurity measures throughout the entire product-engineering lifecycle to ensure road vehicles have been designed, manufactured and deployed with security mechanisms to safeguard the confidence, integrity and authenticity of functions in road vehicles.
The connected car experience promises always “on” data-gathering and connectivity, which creates major privacy and data-protection vulnerabilities. So it becomes imperative to safeguard electronics, communications systems, data, software and algorithms against bad actors from intercepting transmitted data content, such as software updates, credit card info, text/phone messages, access to camera videos and other personal/private data.
Neural networks can help.
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related Articles
- AICP: AURA Intelligent Co-processor for Binary Neural Networks
- Learning how to learn: Toddlers vs. neural networks
- Wind Turbine Fault Detection Using Machine Learning And Neural Networks
- Machines can see, hear and analyze thanks to embedded neural networks
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow