Manufacturability With Embedded Infrastructure IPs
by Dr. Yervant Zorian and Dr. Mouli Chandramouli, Virage Logic
Every new generation of semiconductor technology delivers the advantage of higher levels of integration and performance, providing advanced capabilities in a multitude of electronic applications. However, the shrinking geometries of 0.13 micron and below in deep submicron technologies make such devices more susceptible to new yield-limiting defects that impact conventional semiconductor manufacturing operations.
The existing external infrastructure including ATE and associated equipment is not necessarily capable of coping with the new defect levels in terms of detection, isolation, diagnosis, and yield-optimization solutions. This limitation has slowed down the widespread deployment of system-on-a-chip (SOC) designs. To deliver high-volume products, the nanometer technologies require more than external infrastructure.
As a result, we see a need for on-chip support infrastructure to tackle these manufacturability issues. To address this challenge, semiconductor intellectual property (IP) providers have introduced embedded IP blocks called infrastructure IP (IIP), and designers have incorporated these IIP blocks into SOC designs. The IIPs supply a range of test, diagnosis, and repair capabilities throughout the life cycle of the device.
Read more ....
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Infrastructure IPs build ICs out well
- Embedded Software Unit Testing with Ceedling
- Software Infrastructure of an embedded Video Processor Core for Multimedia Solutions
- Reducing Power Consumption of Embedded Dynamic Memories with ECCs
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM