Design for Low-Power Manufacturing Test
By Chris Allsup, Synopsys, Inc.
March 18, 2008 -- edadesignline.com
The very process of testing digital circuits routinely increases their dynamic power consumption to levels far exceeding their power specification. If the power consumption is great enough, it can result in failures at wafer probe or pre-burn-in package test that require a significant amount of time and effort to debug. This issue, especially prevalent when testing very large systems-on-a-chip (SoCs) under corner conditions, causes unnecessary yield loss on the production line and ultimately reduces manufacturers' gross margins. The best way to avoid test power problems is to incorporate power-aware testing techniques in the design-for-test (DFT) process. In this article, we'll first examine the relationship between dynamic power consumption and test to determine why managing power is more critical today than ever before. Then we'll explore two distinct DFT methodologies that take advantage of recent advances in automatic test pattern generation (ATPG) technology to automate generation of low-power manufacturing tests.
To read the full article, click here
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- The need to address power during manufacturing test
- Low power is everywhere
- An ESD efficient, Generic Low Power Wake up methodology in an SOC
- A need for static and dynamic Low Power Verification
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing