Interconnect (NoC) verification in SoC design
Ramneek Real (Toshiba), Janak Patel & Bhavin Patel (eInfochips)
EDN (February 27, 2015)
Within the increasing complexity of SoC design, bus-interconnect is a key component which has led to evolution in the design of interconnect with a new socket-based approach. The socket is defined as: the decoupling of IP core and interconnect functionality. The socket-based approach provides interconnect IP to reuse without rework and it provides a bus-independent interface. This allows on-chip interconnect to provide application-specific features. The socket also isolates the cores from the internal switching logic and provides the following advantages:
- IP core decoupling with protocol conversion
- Command translation
- Clock domain crossing
- Width conversion
- Security management features for protecting a specific memory region from different cores (i.e., protecting Instruction Fetch area from Write commands)
- Configuration-based error handling support
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
- NoC Verification IP
- FlexGen Smart Network-on-Chip (NoC) IP
- NoC System IP
Related Articles
- Why verification matters in network-on-chip (NoC) design
- Breaking Barriers in SoC Design with Smart NoC Automation
- NoC Interconnect Fabric IP Improves SoC Power, Performance and Area
- Agile Verification for SoC Design
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow