Integrating 'hard' IP into a system-on-chip
Craig Zajac and Troy Gilliland
(10/16/2006 9:00 AM EDT)
The integration of "hard" intellectual property blocks--those delivered as GDSII databases--lets system designers focus on their core competency by outsourcing certain blocks that previously had to be developed internally. Consequently, purchasing and integrating hard IP blocks is becoming a way of life for SoC designers. Off-the-shelf IP blocks are available for almost every function--from A/D converters to ZigBee transceivers.
Selecting a quality IP supplier is a top concern in yielding a successful IP integration. To that end, the Virtual Socket Interface Alliance and the Fabless Semiconductor Association are working with companies to develop a standard, objective quality metric for hard IP blocks and their suppliers.
During the course of delivering such IP over the past several years, Impinj has witnessed a range of IP integration experiences, from the painless to the nearly disastrous. Most of the pitfalls can be avoided by following a few recommendations.
(10/16/2006 9:00 AM EDT)
The integration of "hard" intellectual property blocks--those delivered as GDSII databases--lets system designers focus on their core competency by outsourcing certain blocks that previously had to be developed internally. Consequently, purchasing and integrating hard IP blocks is becoming a way of life for SoC designers. Off-the-shelf IP blocks are available for almost every function--from A/D converters to ZigBee transceivers.
Selecting a quality IP supplier is a top concern in yielding a successful IP integration. To that end, the Virtual Socket Interface Alliance and the Fabless Semiconductor Association are working with companies to develop a standard, objective quality metric for hard IP blocks and their suppliers.
During the course of delivering such IP over the past several years, Impinj has witnessed a range of IP integration experiences, from the painless to the nearly disastrous. Most of the pitfalls can be avoided by following a few recommendations.
To read the full article, click here
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- AceleradorSNN: A Neuromorphic Cognitive System Integrating Spiking Neural Networks and Dynamic Image Signal Processing on FPGA
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- A 24 Processors System on Chip FPGA Design with Network on Chip
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety