Vendor: Silvaco, Inc. Category: Bus Fabric

AXI 5-Master Component Low-Latency SRAM Controller

The AXI 5-Master component SRAM Controller provides 5 AXI 64-bit Master components with low-wait-state access to a single interna…

Overview

The AXI 5-Master component SRAM Controller provides 5 AXI 64-bit Master components with low-wait-state access to a single internal 64-bit SRAM resource. It supports low-latency operation by providing access to any memory location within one clock cycle.

The controller decreases latency and improves the throughput for up to 5 Master components accessing a common memory by supporting simultaneous Read/Write access. To achieve this improvement, the memory block is divided into 64-bit segments Access to each memory segment by any of the 5 AXI Master components is arbitrated so that incrementing or wrapping bursts from a given Master component - the most common types of AXI burst - will not lock out other master components from accessing a given slice for the duration of a burst.

Key features

  • Allows 5 AXI Master components to access a common 64-bit SRAM
  • CPU Master component has priority
  • Other 4 Master components have equal priority
  • SRAM divided into 4 separate slices
  • Low Latency with zero or one cycle access
  • Fast Arbitration

Block Diagram

AXI 5-Master Component Low-Latency SRAM Controller block diagram

What’s Included?

  • Verilog Source
  • Complete Test Environment
  • Technical Datasheet and Test Document
  • AXI Bus Functional Model

Specifications

Identity

Part Number
70151
Vendor
Silvaco, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Silvaco, Inc.
HQ: United States

Learn more about Bus Fabric IP core

Silvaco to Accelerate Physics-Based Digital Twins for Semiconductor Design and Manufacturing Using NVIDIA AI and Accelerated Computing

Silvaco is combining decades of physics-based modeling expertise with NVIDIA’s accelerated computing, CUDA-X™ libraries, PhysicsNeMo, Omniverse libraries, and Nemotron open models to help customers build, train, and deploy high-fidelity digital twins capable of predicting, optimizing, and validating complex semiconductor systems with unprecedented speed and accuracy.

Silvaco Reports Fourth Quarter and Full-Year 2025 Financial Results

Secured second artificial intelligence-driven machine learning (AI/ML) FTCO™ customer, driving revenue above high end of guided range. Executing cost reduction strategies ahead of expectations, resulting in operating expenses below midpoint of guided range. Q4’25 operating loss less than anticipated and cash burn, excluding one-time items, to reduce dramatically in Q1’26

Frequently asked questions about On-Chip Bus IP cores

What is AXI 5-Master Component Low-Latency SRAM Controller?

AXI 5-Master Component Low-Latency SRAM Controller is a Bus Fabric IP core from Silvaco, Inc. listed on Semi IP Hub.

How should engineers evaluate this Bus Fabric?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Bus Fabric IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP