Improve performance and reduce power consumption in mixed-signal designs
By Dr. Ronald Reedy, CTO, Peregrine Semiconductor
February 14, 2007 -- rfdesignline.com
Designing high-reliability satellite communications systems is perhaps the most challenging mixed-signal design task. In addition to withstanding a wide range of temperatures and radiation, these systems also have to offer unprecedented levels of performance and reliability. Once the domain of only the military, space applications are now also fully entrenched in commercial markets, so cost and size have become key drivers for devices and components used in these applications as well. And, because of the lack of a ready power supply, one of the greatest concerns for satellite communications designers may be power consumption.
As a result, satellite system designers need devices with high levels of design flexibility and performance combined with low power consumption. By constructing their designs with devices built using UltraCMOS™ technology, a cost-effective silicon on insulator (SOI) technology on a sapphire substrate, they can satisfy design needs that could not be met with traditional GaAs and bulk CMOS alternatives.
Phase locked loops (PLLs), intermediate frequency (IF) integrated subsystems, and prescalers are some of the major mixed-signal (RF and digital) devices now being used in space applications. When implemented in UltraCMOS, they can lead to the design of lighter, smaller, higher-performing, lower-cost satellite systems that cost less to launch.
February 14, 2007 -- rfdesignline.com
Designing high-reliability satellite communications systems is perhaps the most challenging mixed-signal design task. In addition to withstanding a wide range of temperatures and radiation, these systems also have to offer unprecedented levels of performance and reliability. Once the domain of only the military, space applications are now also fully entrenched in commercial markets, so cost and size have become key drivers for devices and components used in these applications as well. And, because of the lack of a ready power supply, one of the greatest concerns for satellite communications designers may be power consumption.
As a result, satellite system designers need devices with high levels of design flexibility and performance combined with low power consumption. By constructing their designs with devices built using UltraCMOS™ technology, a cost-effective silicon on insulator (SOI) technology on a sapphire substrate, they can satisfy design needs that could not be met with traditional GaAs and bulk CMOS alternatives.
Phase locked loops (PLLs), intermediate frequency (IF) integrated subsystems, and prescalers are some of the major mixed-signal (RF and digital) devices now being used in space applications. When implemented in UltraCMOS, they can lead to the design of lighter, smaller, higher-performing, lower-cost satellite systems that cost less to launch.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Achieving Lower Power, Better Performance, And Optimized Wire Length In Advanced SoC Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- How to reduce power consumption in CPLD designs with power supply cycling
- Why using Single Root I/O Virtualization (SR-IOV) can help improve I/O performance and Reduce Costs
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace