How manycore will reshape EDA
Abha Maheshwari, Cadence Design Systems
3/7/2011 12:50 PM EST
It is difficult to imagine a world without the smartphones, tablets, e-readers and game consoles that are pervasive in our lives today. Behind such innovations are embedded systems. To provide the automation and the speed to build them, EDA companies are taking advantage of the parallelism offered by multiple cores. All claim some multithreading and multicore capabilities and are porting more code to multithreaded applications.
This is certainly no easy task. EDA code is complicated, and EDA developers must work within Amdahl’s Law, which states that the gains you get from parallelizing code are sharply limited by any section that cannot be parallelized. Thus, if 90 percent of the code is parallelized and 10 percent is not, the maximum gain expected is 10x.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- SoC realization: Finally the "Killer App" that will allow EDA to grow again?
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- Software will be main SoC worry
- 2002 will bring more chip consolidation after worst year ever, says Dataquest
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM