A revolution in functional verification
URL: http://www.eetimes.com/showArticle.jhtml?articleID=204701843
Exhaustive functional coverage promises to revolutionize the design of ICs and other digital systems. Exhaustive coverage is now a genuine possibility because the scientific and mathematical foundation for measuring functional space objectively has been revealed.
Mushy concepts like "features" and "functionality" no longer serve designers. These concepts can be useful for thinking about the capabilities of a design, but they don't lend themselves to objective enumeration by software in the way commercial extraction tools discover and exhaustively enumerate timing paths. Engineers enumerate features, and two different teams of engineers are unlikely to produce two identical lists of features for an identical design.
Now it's possible to turn to the science of functional verification to achieve superior results.
The science of functional verification applies to any digital hardware system, regardless of size or complexity. It enables designers to engineer a verification solution that completely addresses the design as defined in the specifications.
To read the full article, click here
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Articles
- Leveraging UVM based UFS Test Suite approach for Accelerated Functional Verification of JEDEC UFS IP
- SoC Functional verification flow
- RTL Prototyping Brings Hardware Speeds to Functional Verification
- IP Verification : Standards eye functional verification
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework