FPGA-to-ASIC integration provides flexibility in automotive microcontrollers
By Axel Zimmermann, Altera Europe
The primary benefit of using MCUs has been high level system integration combined with relatively low cost. However, there are hidden costs associated with these devices well beyond the unit price.
The widely applied microcontroller in automotive electronics is heading full-speed at a wall of time and cost. The primary benefit of using microcontrollers (MCUs) has been high level system integration combined with relatively low cost. However, there are hidden costs associated with these devices well beyond the unit price. For example, if the chosen part does not have just the right mix of features, it must be augmented with external logic, software, or other integrated devices.
Further, with rapidly changing end-market requirements far more common in today's automotive sector, MCUs often become quickly unavailable. Many MCUs equipped with specialized features and a fixed number of dedicated interfaces do not fulfill market requirements after a short evaluation period. Consequently, system suppliers are being forced to redesign their hardware and re-write associated software, in some cases even having to change the processor core.
The primary benefit of using MCUs has been high level system integration combined with relatively low cost. However, there are hidden costs associated with these devices well beyond the unit price.
The widely applied microcontroller in automotive electronics is heading full-speed at a wall of time and cost. The primary benefit of using microcontrollers (MCUs) has been high level system integration combined with relatively low cost. However, there are hidden costs associated with these devices well beyond the unit price. For example, if the chosen part does not have just the right mix of features, it must be augmented with external logic, software, or other integrated devices.
Further, with rapidly changing end-market requirements far more common in today's automotive sector, MCUs often become quickly unavailable. Many MCUs equipped with specialized features and a fixed number of dedicated interfaces do not fulfill market requirements after a short evaluation period. Consequently, system suppliers are being forced to redesign their hardware and re-write associated software, in some cases even having to change the processor core.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- Fault-robust microcontrollers allow automotive technology convergence: Part 1, the nature of faults
- Comparing IP integration approaches for FPGA implementation
- Evolving passive optical networks (PONs) demand FPGA design flexibility
- How to achieve design flexibility for free using Structured ASIC approaches
Latest Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs