FPGA partial reconfiguration mitigates variability
Eric Shiflet and Lee Hansen, Xilinx
(04/03/2006 9:00 AM EDT), EE Times
Design variability is rapidly becoming the “norm” for electronics products. From packaging to logic functionality, electronic end products are expected to be more customized and configurable based on customer demand and field environment.
For logic design, this means the hardware must be able to handle a variety of functions, which leads to more devices and more real estate. A common method to handle this additional functionality has been to move them into switchable software modules handled by a microprocessor. However, a growing number of applications are relying on FPGA-based partial reconfiguration technology to leave logic functions in hardware, switch them in and out on demand — all while leaving your core logic running.
(04/03/2006 9:00 AM EDT), EE Times
Design variability is rapidly becoming the “norm” for electronics products. From packaging to logic functionality, electronic end products are expected to be more customized and configurable based on customer demand and field environment.
For logic design, this means the hardware must be able to handle a variety of functions, which leads to more devices and more real estate. A common method to handle this additional functionality has been to move them into switchable software modules handled by a microprocessor. However, a growing number of applications are relying on FPGA-based partial reconfiguration technology to leave logic functions in hardware, switch them in and out on demand — all while leaving your core logic running.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Partial reconfiguration in FPGA rapid prototyping tools
- An MDE Approach For Implementing Partial Dynamic Reconfiguration In FPGAs
- Accelerate partial reconfiguration with a 100% hardware solution
- FPGA Prototyping of Complex SoCs: RTL code migration and debug strategies
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST