Evaluating performance of memory technologies in networking applications
New memory technologies are continually being introduced to provide enhanced performance in applications such as graphics and network switching. This article provides an overview of the different mainstream and niche technologies in the market today, and identifies the parameters that determine the performance of these technologies in switching applications.
While the mainstream market, both PC and embedded applications is making the transition from SDRAM to Double Data Rate (DDR) SDRAM to ensure performance requirements are met, still greater bandwidth is needed for specific applications. In addition to RDRAM (Rambus™) memory technology, newer network RAM technologies such as Fast Cycle RAM (FCRAM™) and Reduced Latency DRAM (RLDRAM™) are working to fill the bandwidth gap by utilizing a redesigned DDR-based DRAM core. Other types of memory technologies such as high-speed SRAMs (static RAM) like QDR and SigmaRAM, and CAMs (Content Addressable Memory) can also meet the bandwidth and latency requirements, but can be more costly and have limited densities. The FCRAM and RLDRAM memory architectures have been optimized for faster access times while supporting the larger densities needs of network applications.
Read more ....
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- A Memory Subsystem Model for Evaluating Network-on-Chip Performance
- Memory Prefetching Evaluation of Scientific Applications on a Modern HPC Arm-Based Processor
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- A Platform for Performance Validation of Memory Controllers
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection