Ensuring Power Designing Works at 65nm
By LC Lu, TSMC and George Kuo, Cadence Design Systems
October 22, 2007 -- edadesignline.com
When designers jump from the 90-nanometer (nm) to 65nm process nodes, many factors conspire to make things more complicated. For instance, at 65nm, designers can fit a lot more functionality onto a chip, which draws considerably more power " unless the designer knows how to optimize for power reduction. TSMC has already optimized its technology for low power design. The 65nm process uses new gate-oxide material, strain engineering, and low-K interconnect dielectric. Nevertheless, at that feature size, dynamic and leakage power issues remain. This means techniques for mitigating power consumption must come from the design side. The earlier these low power design techniques are employed, the greater the return in power savings.
To accommodate foundry customers' 65nm designs, it is in everyone's best interest to fully leverage TSMC processes with compatible, power-saving EDA tools. TSMC already brings to bear low-power methodologies and IP aimed at reducing dynamic, active, and standby power leakage. All of these low-power methodologies require fully automated EDA support.
However, a fully optimized low power methodology requires more than just process support. It also requires that design tools in the methodology communicate low power design intent in a single, standard format. The Si2 Common Power Format (CPF), the first low-power EDA format embraced by TSMC for 65-nm low power design, enables this capability.
Ultimately, low power designs employ a variety of power reduction techniques such as power gating, multiple-voltage domains and dynamic voltage scaling. Because there are so many concurrent variables in designing with multiple techniques, TSMC has taken a phased approach to ensuring that automation of these techniques results in verifiable improvements to 65nm designs. This article describes an early program to validate the Common Power Format for use with TSMC technology.
October 22, 2007 -- edadesignline.com
When designers jump from the 90-nanometer (nm) to 65nm process nodes, many factors conspire to make things more complicated. For instance, at 65nm, designers can fit a lot more functionality onto a chip, which draws considerably more power " unless the designer knows how to optimize for power reduction. TSMC has already optimized its technology for low power design. The 65nm process uses new gate-oxide material, strain engineering, and low-K interconnect dielectric. Nevertheless, at that feature size, dynamic and leakage power issues remain. This means techniques for mitigating power consumption must come from the design side. The earlier these low power design techniques are employed, the greater the return in power savings.
To accommodate foundry customers' 65nm designs, it is in everyone's best interest to fully leverage TSMC processes with compatible, power-saving EDA tools. TSMC already brings to bear low-power methodologies and IP aimed at reducing dynamic, active, and standby power leakage. All of these low-power methodologies require fully automated EDA support.
However, a fully optimized low power methodology requires more than just process support. It also requires that design tools in the methodology communicate low power design intent in a single, standard format. The Si2 Common Power Format (CPF), the first low-power EDA format embraced by TSMC for 65-nm low power design, enables this capability.
Ultimately, low power designs employ a variety of power reduction techniques such as power gating, multiple-voltage domains and dynamic voltage scaling. Because there are so many concurrent variables in designing with multiple techniques, TSMC has taken a phased approach to ensuring that automation of these techniques results in verifiable improvements to 65nm designs. This article describes an early program to validate the Common Power Format for use with TSMC technology.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Analog and Mixed-Signal Connectivity IP at 65nm and below
- Sequential clock gating maximizes power savings at IP level
- Estimate power at RTL to identify problems early
- Designing AC/DC Adaptors for USB Type-C Power
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM