Estimate power at RTL to identify problems early
Aniruddha Gupta & Himani Grover (Freescale)
EDN (August 05, 2015)
SoC power consumption is a key differentiating feature. The initial estimated power of the design is often less than the power use seen on silicon. This happens because there is no power estimation flow available that can accurately correlate power estimation results with the silicon results. Also, for parts that involves a lot of new design features & IP blocks, the exact gate count details are difficult to predict early in the flow.
In addition to more accurate power-estimation flow, there is a need for RTL-stage power estimation, offering the opportunity to reduce power early in the design. This paper discusses the basics of power estimation, and a power-estimation flow at RTL level, which should be known to everyone designing IP & SoCs.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related Articles
- Throttle IP Core Power Dissipation: Use RTL Power Analysis Early and Often
- Static Checks for Power Management at RTL
- Arrgghh! My FPGA's not working: Problems with the RTL
- Power analysis of clock gating at RTL
Latest Articles
- Terracotta: Enabling the Adoption of New DRAM Techniques via a Flexible DRAM Interface and Memory Controller
- A Framework for Accelerating Transformer Inference on RISC-V for Edge AI
- An Interleaved Parallel Dependent Quantization Hardware Architecture for H.266/VVC
- A Formal Security Analysis of CAN XL
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience