The evolution of design methodology
James Hogan
EETimes (11/24/2010 12:40 PM EST)
Editor's note: This is the first of a two part opinion piece authored by EDA luminaries Jim Hogan and Paul McLellan.Introduction
In nature, long periods of relatively stable environments are occasionally punctuated by large-scale changes that are the catalyst for evolution to create a large variety of mutations, and then for natural selection to weed out the unsuccessful ones.
The environment in which design methodology lives is also characterized by periods of relative stability punctuated by discontinuous change when the march of process nodes means that insignificant issues are suddenly major problems and when the scale of designs breaks the old methodologies. New approaches abound and, as in nature, the successful ones live on and others fall by the wayside.
Unlike in nature, however, these discontinuities are not rare and seem to come along roughly every ten years. We seem to be at another of these discontinuities today.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related Articles
- Deliver "Smarter" Faster: Design Methodology for AI/ML Processor Design
- Formal-based methodology cuts digital design IP verification time
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- Exec goes to bat for standard design methodology
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities