Delivering the benefits of C++ encapsulation to your embedded design
By Colin Walls, Accelerated Technology, a division of Mentor Graphics
Dec 22 2005 (13:35 PM), Embedded.com
C++ can deliver real benefits specifically for the implementation of embedded software, particularly when the concept of “encapsulation of expertise” is used. By employing this technique to take advantage of the number of specialties an embedded software team has, many programming problems, both serious and trivial, can be resolved.
Given some understanding of potential C++ overheads and the benefits of the encapsulation of expertise, trade-offs may be made in order to achieve design goals efficiently. To illustrate its effectiveness let’s look at a number of case studies, including:
1. How the nvramchar class could completely insulate the applications programmer from knowledge of the internal workings of non-volatile RAM.
2. How the technique can be used to conceal the workings of a write-only port, making its use straightforward and intuitive.
3.How to encapsulation can be used with a real-time operating system hidden from the applications programmer, making possible future changes in the RTOS, but with no impact on the applications code.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
- An Outline of the Semiconductor Chip Design Flow
- Assessing Design Space for the Device-Circuit Codesign of Nonvolatile Memory-Based Compute-in-Memory Accelerators
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety