Data acquisition systems and SoCs - A guide
Asha Ganesan, Cypress
EDN (August 26, 2013)
Data acquisition systems (abbreviated with the acronym DAS or DAQ) measure real world signals (temperature, pressure, humidity etc.) by performing appropriate signal conditioning on a raw signal (amplification, level shifting, etc.), and then digitizing and storing these signals. This digital signals can then be transmit to another digital system for further processing, usually on a periodic basis.
Examples of data acquisition systems include such applications as weather monitoring, recording a seismograph, pressure, temperature and wind strength and direction. This information is fed to computers, which then predict natural events like rain and calamities like earthquakes and destructive winds. An example of a DAS in the medical field is a patient monitoring system that tracks signals like an ECG (Electro-cardiogram) or EEG (Electro-encephalogram).
A typical DAS consists of the following components:
- Sensors that convert real world phenomenon to equivalent electrical analog signals
- Signal conditioning circuitry that alters signals from the sensor to a form, which can be digitized
- Analog to digital converters that convert conditioned analog signals to a digital representation
- Store and forward memory, which is used to store digital signal streams for forwarding to another system at a later time
- A communication interface over which the digital streams are transferred to the other system
- A microprocessor system or a microcontroller to sequence and control all of the other components.
Figure 1 shows a block diagram of a basic data acquisition system. The details of these internal blocks are explained in the next section.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
- A 16 nm 1.60TOPS/W High Utilization DNN Accelerator with 3D Spatial Data Reuse and Efficient Shared Memory Access
- Design trade-offs of using SAR and Sigma Delta Converters for Multiplexed Data Acquisition Systems
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST