Alternative NVM technologies require new test approaches, part 2
Peter Hulbert, Keithley Instruments Inc.
EETimes (11/20/2012 9:00 AM EST)
Editor’s note: this is part two of an ongoing series on testing memory.
In Part 1 of this article, I outlined the growing concern among manufacturers of consumer products that incorporate memory devices that floating-gate flash memory would one day soon no longer be able to satisfy their requirements and the search for alternative NVM technologies. I discussed one alternative to flash memory, phase-change memory (PCM), and explored emerging device characterization approaches. Part 2 addresses the testing challenges associated with another emerging NVM technology, ferroelectric memory (FRAM).
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- Universal NVM Express Controller (UNEX)
- NVM MTP EEPROM TSMC 65nm LP 2.5V SVT, SVT/HVT
- NVM MTP EEPROM TSMC 40nm LP 2.5V
- NVM MTP EEPROM TSMC 180nm BCDG2 5V
Related Articles
- Alternative NVM technologies require new test approaches, Part 1
- Facilitating at-speed test at RTL (Part 2)
- Hardware/software design requirements planning - Part 2: Decomposition using structured analysis
- SoCs require a new verification approach
Latest Articles
- Terracotta: Enabling the Adoption of New DRAM Techniques via a Flexible DRAM Interface and Memory Controller
- A Framework for Accelerating Transformer Inference on RISC-V for Edge AI
- An Interleaved Parallel Dependent Quantization Hardware Architecture for H.266/VVC
- A Formal Security Analysis of CAN XL
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience