Alternative NVM technologies require new test approaches, part 2
Peter Hulbert, Keithley Instruments Inc.
EETimes (11/20/2012 9:00 AM EST)
Editor’s note: this is part two of an ongoing series on testing memory.
In Part 1 of this article, I outlined the growing concern among manufacturers of consumer products that incorporate memory devices that floating-gate flash memory would one day soon no longer be able to satisfy their requirements and the search for alternative NVM technologies. I discussed one alternative to flash memory, phase-change memory (PCM), and explored emerging device characterization approaches. Part 2 addresses the testing challenges associated with another emerging NVM technology, ferroelectric memory (FRAM).
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- NVM OTP XBC TSMC N7 1.8V
- NVM OTP XBC TSMC N6 1.8V
- NVM OTP XBC TSMC N5A 1.2V Automotive Grade 1 with Functional Safety
- NVM OTP XBC TSMC N5 1.2V
Related Articles
- Alternative NVM technologies require new test approaches, Part 1
- Facilitating at-speed test at RTL (Part 2)
- Hardware/software design requirements planning - Part 2: Decomposition using structured analysis
- SoCs require a new verification approach
Latest Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs