Chip IP revenues fall, but overall EDA remains healthy in Q1, says group
Chip IP revenues fall, but overall EDA remains healthy in Q1, says group
By Semiconductor Business News
August 23, 2001 (9:02 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010823S0022
SAN JOSE -- Industry revenues for electronic design automation tools reached $987 million in the first three months of 2001, a 14% increase over Q1 in 2000 but a 6% decline from $1.05 billion in Q4 last year, according to new market data released today by a trade group. Revenues for semiconductor intellectual property--design cores used to develop ICs--declined 27% in the first quarter to $26 million compared to Q1 of 2000, said the EDA Consortium here. Sequentially, semiconductor IP revenues dropped 11.3% from $29.3 million in the fourth quarter of 2000. The EDA trade group said IC layout tool revenues were the strongest in design automation software segments, growing 42% on a year-to-year basis to $246 million in Q1 of 2001. This total was a new record high for the first three months of a year, said the group. The EDA industry's largest category, computer-aided engineering (CAE), generated $469 million in revenues during the Q1 2001, an 8% increase over totals in the quarter last year, according to the consortium. But sequentially, CAE revenues dropped 7.5% from $507 million in Q4 of 2000. The CAE's first-quarter growth was led by formal and functional verification tools, which increased 35% to $35 million over sales in Q1 last year, according to the EDA Consortium.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Worldwide chip sales to fall 17% in 2001, says Dataquest
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- The pivotal role power management IP plays in chip design
- 2002 will bring more chip consolidation after worst year ever, says Dataquest
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace