Scaling Down Semi Process Nodes for IoT Apps
Bernard Cole, EETimes
11/9/2015 10:00 AM EST
In recent months, some major semiconductor companies and IC foundries have announced that they have scaled down transistor sizes in ICs to as little as 14 nanometers, setting the stage for the next step in reducing size and cost of Internet of Things system-on-chip designs.
Not so fast, said Tom Starnes, semiconductor industry analyst at Objective Analysis. He points out that most of these announcements have more to do with standard microprocessor architectures and are unrelated to the requirements of Internet of Things (IoT} devices.
To read the full article, click here
Related Semiconductor IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
Related News
- Thalia Design Automation announces AMALIA Platform release 25.3 qualified for advanced process nodes down to 4nm
- Chipidea unveils a comprehensive, multi standard WLAN/WiMAX AFE portfolio in tech nodes down to 90nm
- Cadence Enhances Unified Custom/Analog Flow to Boost Productivity at Nodes Down to 20nm
- Synopsys and Samsung Foundry Collaborate to Deliver Fastest Design Closure and Signoff for Process Nodes Down to 3nm
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B