Chipidea unveils a comprehensive, multi standard WLAN/WiMAX AFE portfolio in tech nodes down to 90nm
August 4, 2005 -- Chipidea unveils a comprehensive, multi standard WLAN/WiMAX AFE portfolio, culminating several years of market-driven developments and leveraging deep knowledge of Wireless LAN applications.
Brief Description
CHIPIDEA´s WLAN/WiMAX Analog Front Ends are complete AFEs for baseband–RF interfacing. They include two main signal paths, I&Q ADC and I&Q DAC, auxiliary converters and a flexible clock generation unit.
The input and common-mode ranges are programmable for inter-operation with most available radio transceivers. Each converter has an individual power-down control. Complete power-down mode provides less than 10µA of standby current.
CHIPIDEA’s AFEs go beyond the simple assembly of independent data converters and include shared reference and biasing functions to optimize area and define loopback test-modes to decrease production test costs.
Main Features
Besides the main default features outlined above, possible ADD-ON features are:
CHIPIDEA unveils two new modular and optimized platforms, targeting advanced CMOS processes:
Brief Description
CHIPIDEA´s WLAN/WiMAX Analog Front Ends are complete AFEs for baseband–RF interfacing. They include two main signal paths, I&Q ADC and I&Q DAC, auxiliary converters and a flexible clock generation unit.
The input and common-mode ranges are programmable for inter-operation with most available radio transceivers. Each converter has an individual power-down control. Complete power-down mode provides less than 10µA of standby current.
CHIPIDEA’s AFEs go beyond the simple assembly of independent data converters and include shared reference and biasing functions to optimize area and define loopback test-modes to decrease production test costs.
Main Features
- CMOS 0.13 µm / CMOS 90nm LP
- 10-bit 80MHz IQDAC & IQDAC
- 8-bit 20 MHz Auxiliary ADC and DAC
- Flexible clock generating PLL
- 1.2V±10% Power Supply
- Low Rx Current: IQADC @ 80MHz : 55mA
- Low Tx Current IQDAC @ 80MHz : 6 mA
- 1.2V±10% Power Supply
- Flexible power-down modes
- Compact AFE Area. 90 nm: 1.46 mm2 (with PLL: 1.71mm2)
- Compact AFE Area. 0.13 µm: 1.8 mm2 (with PLL: 2.05 mm2)
Besides the main default features outlined above, possible ADD-ON features are:
- Increase resolution of IQADC or IQADC to 12-bit
- Loop-back test modes
- Offset Calibration
- Multi-antenna support
- LDO to regulate AVDD (allows use of a single supply)
- Regulator to supply the Radio Front-End chip
- Other auxiliary ADC or DACs
CHIPIDEA unveils two new modular and optimized platforms, targeting advanced CMOS processes:
- CI7602: the 0.13µm Low power (1.2V) platform
- CI7603: the 90nm Low power (1.2V) platform
| P/N | Rx/Tx Specification | Process |
| CI7602 | Low-power 10-bit, 80MS/s IQADC & IQDAC | 0.13 µm |
| CI7603 | Low Power 10-bit, 80MS/s IQADC & IQDAC | 90 nm |
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Orthogone Technologies Launches Ultra-Low-Latency FPGA IP Portfolio for Multi-Industry Deterministic Networking
- Moving Towards a Single Chip, Multi Band WLAN Solution NewLogic Releases its Embeddable 802.11a Modem IP Core
- ChipIdea announces the availability of an IP Demonstration board for Dual Mode UMTS/GSM Baseband AFE
- CHIPIDEA announces a new HDTV AFE product line
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools