Partial Header Encryption in Integrity and Data Encryption for PCIe
October 14, 2024
Partial Header Encryption (PHE) is an additional mechanism added to Integrity and Data Encryption (IDE) in PCIe 6.0 to prevent side-channel attacks based on attacker analysis of the information included in the headers. This blog narrates PHE flow and Cadence VIP support for PHE in IDE across PCIe/CXL protocols.
Background
Introducing PCIe's Integrity and Data Encryption Feature is an excellent resource to familiarize yourself with essential background needed to better comprehend PHE.
What happens in PHE?
PHE adds the option to encrypt the First/Last Double Word (DW) Byte Enable (BE) fields (when present) and a few bytes of the Address field.
To read the full article, click here
Related Semiconductor IP
- USB 3.0 and PCIe 2.0 Combo PHY
- PCIe PHY and controller solution
- PCIe Controller
- PCIe 4.0 Controller
- PCIe 6.0 PHY, SS SF2A x4 1.2V, N/S for Automotive, ASIL B Random, AEC-Q100 Grade 2
Related Blogs
- Randomization considerations for PCIe Integrity and Data Encryption Verification Challenges
- Introducing PCIe's Integrity and Data Encryption Feature (IDE)
- Verification of Integrity and Data Encryption (IDE) for CXL Devices
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
Latest Blogs
- CDM Dependence on Device Capacitance
- What the Cyber Resilience Act means for the future of chip design
- When Your IP Vendor Has Operated 150,000 Base Stations: Introducing Viettel Semiconductor
- Relationship between architecture and validation in system design
- The Post-Quantum Cryptography Mandate: Building Cryptographically Agile Systems for the Quantum Era