Partial Header Encryption in Integrity and Data Encryption for PCIe
October 14, 2024
Partial Header Encryption (PHE) is an additional mechanism added to Integrity and Data Encryption (IDE) in PCIe 6.0 to prevent side-channel attacks based on attacker analysis of the information included in the headers. This blog narrates PHE flow and Cadence VIP support for PHE in IDE across PCIe/CXL protocols.
Background
Introducing PCIe's Integrity and Data Encryption Feature is an excellent resource to familiarize yourself with essential background needed to better comprehend PHE.
What happens in PHE?
PHE adds the option to encrypt the First/Last Double Word (DW) Byte Enable (BE) fields (when present) and a few bytes of the Address field.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen4 RX/TX IP Supporingt PCIe 1.0/2.0/3.0/4.0 up to 16Gbps. CTLE boosts up to 18dB at 8GHz
- PCIe Gen 6 Subsystem
- PCIe Gen 6 IP Core
- PCIe Controller IP
- Verification IP for PCIe
Related Blogs
- Randomization considerations for PCIe Integrity and Data Encryption Verification Challenges
- Introducing PCIe's Integrity and Data Encryption Feature (IDE)
- Verification of Integrity and Data Encryption (IDE) for CXL Devices
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
Latest Blogs
- Automated, Faster Specification to Sign-Off with IDS-AI
- NovaTech Automation Crius PIU: Bringing Conventional Instrument Transformers onto the IEC 61850 Process Bus
- Single Pair Ethernet and TSN: The In-Robot Network Behind the Next Humanoid Robots
- A design path to success exists for ultra-low-voltage SoCs
- Where Routine Flow Ends Veriest Formal Expertise Begins