Introducing PCIe's Integrity and Data Encryption Feature (IDE)
The Integrity and Data Encryption (IDE) was published in PCIe (Peripheral Component Interconnect Express) version 6.0, and it was created as a tool to protect the communication between the different devices of the PCIe topology root complex (RC), switch (SW), and endpoint (EP). The IDE layer is a new layer that was inserted between the transection layer and data link layer with the goal of protecting against threats from physical attacks on the link. The IDE will use a cryptography mechanism to encrypt all data sent for both sides.
The IDE feature has two types of streams: the link IDE stream and the selective IDE stream. The link stream, in yellow, is a security channel in the link, and the selective stream, in blue, is a security channel between devices, not necessarily in the same link.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen4 RX/TX IP Supporingt PCIe 1.0/2.0/3.0/4.0 up to 16Gbps. CTLE boosts up to 18dB at 8GHz
- PCIe Gen6 Controller
- PCIe Controller IP
- Verification IP for PCIe
- PCIe Gen 7 Verification IP
Related Blogs
- Verification of Integrity and Data Encryption (IDE) for CXL Devices
- Partial Header Encryption in Integrity and Data Encryption for PCIe
- Randomization considerations for PCIe Integrity and Data Encryption Verification Challenges
- Big Innovations Double the Data Rate to 64 GT/s with PCIe 6.0
Latest Blogs
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- Secure Boot for embedded systems: Building a complete chain of trust