Optimizing Quality-of-Service in a Network-on-Chip Architecture
The Linley Group is well-known for their esteemed Microprocessor Report publication, now in its 28th year. Accompanying their repertoire of industry reports, TLG also sponsors regular conferences, highlighting the latest developments in processor architecture and implementation.
One of the highlights of the conference was the presentation from Benoit de Lescure, Director of Application Engineering at Arteris, and Marc Greenberg, Director of Product Marketing at Synopsys. Benoit provided an update on Network-on-Chip (NoC) architecture design, with an emphasis on optimizing transactions to the unique capabilities of LPDDR4 memory. Marc joined Benoit, to describe how the Synopsys memory controller IP integrates with the new Arteris NoC memory transaction scheduling unit for LPDDR4.
To read the full article, click here
Related Semiconductor IP
- FlexGen Smart Network-on-Chip (NoC) IP
- FlexWay Interconnect IP
- Magillem Registers
- Magillem Packaging
- Magillem Connectivity
Related Blogs
- A Striped Bus Architecture for Minimizing Multi-Core Interference
- Exploring the Security Framework of RISC-V Architecture in Modern SoCs
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
- Cryptographic Modules Provide Critical Security in a Unified and Isolated Hardware Solution
Latest Blogs
- UALink Under the Hood: Why Full-Stack Verification Wins
- How to design secure SoCs Part IV: Runtime Integrity Protection
- High-Speed SerDes Design: Architecture, Equalization, and CDR Circuits
- NVMe 2.0 Explained: What’s New and Why It Matters
- Understanding USB4 Retimers and Their Role in Gen2 and Gen3 - Link Training