Vendor: Arteris Category: System Controller

Magillem Connectivity

A SoC integration solution to accelerate complex system design For design teams coping with exploding complexity and the need to …

Contact Provider Request Datasheet

Overview

A complete SoC integration solution to accelerate complex system design

For design teams coping with exploding complexity and the need to innovate quickly, the Magillem® 5 Connectivity product streamlines and shortens the integration process by 30% to create correct-by-construction platforms.

By accelerating IP deployment with continuous integration, Magillem Connectivity delivers a powerful automated hardware development flow adapting to changes and eliminating time spent on tedious tasks to focus on what matters most.

Reduce large-scale SoC designs integration from months to weeks

With a proven data model based on the IP-XACT industry standard, Magillem Connectivity enables:

  • IP packaging for the efficient handling of all aspects of system integration for connectivity and configurability.
  • Automatic IP instantiation and error-free connection process with a solid API to access all the design data.

Magillem 5 Connectivity allows a significant jump in productivity, predictability with progress reporting, and portability of the design environment. For very large designs with thousands of instances, it streamlines the integration process and helps decrease design cycle time by up to 30%.

Meet power and floorplan constraints with error-free design restructuring

Magillem Connectivity helps eliminate painful, manual steps across the build flow and optimize the time-consuming physical design netlist. It delivers automated hierarchy manipulation capabilities with built-in checks ensuring high-quality generated design.

  • Separate RTL hierarchy and physical hierarchy enables powerful features, including feedthrough connections for abutted floorplan and hard macros replication.
  • Rapid response to physical design requirements, reducing the process from weeks to 1 to 2 days.
  • Drastic improvement in development time and SoC quality through continuous integration flow.

Generate error-free system maps

Full integration of Magillem Registers and Magillem Connectivity helps synchronize connectivity and memory map information:

  • Calculate and display the system map from the selected initiator.
  • Confirm that memory regions defined in the memory map can be reached (presence of a physical path).
  • Check that all the software visible elements (registers or memory regions) in connected targets are present in the memory map.

Key features

  • Project management: Design navigation and data aggregation.
  • Parameters configuration: Hierarchical propagation or overriding.
  • SoC assembly: Bus i/f detection, rule-based connectivity, bus/signal split/tie/open, hierarchical connection, glue logic insertion, feedthrough.
  • Hierarchy manipulations: Move, merge, and flatten a physical/virtual hierarchy for RTL restructuring/partitioning.
  • Platform derivatives: With the incremental design, automatic update, and design diff and merge capability.
  • Comprehensive checkers: Catch errors as you enter the design information before running any simulation.
  • Advanced generation capability: RTL netlist generation, in addition to makefile scripts for an extensive range of EDA tools
  • Tool integration: Tight link with the connectivity tool to generate a system address map when both tools are combined.

Block Diagram

Arteris Magillem Connectivity block diagram

Benefits

  • True IP Reuse Methodology: IPs and subsystems with vendor-independent IP packaging (IP-XACT based) for reuse across design and design flows
  • Shorten and streamline the IP integration process: Accelerate connectivity through automation
  • Reduce iteration cycle time for integration of new IP versions, at any stage of the assembly
  • Continuous Integration with a robust SOC build process: The solution is repeatable and scalable, allowing it to quickly react and adapt safely to meet changing design needs within a project or in the future
  • Single Source of truth environment for system design: Empower efficient collaborative work between the design teams
  • Enable interoperability between the steps of a complex design flow
  • Correct-by-construction designs: Catch errors as you enter the design information before running any simulation thanks to the built-in checkers that ensure higher-quality designs
  • Boost Productivity: Automation reduces the effort and rework, ensures repeatability and eliminates human errors for higher quality design and shorter time to market
  • Leverage Technical Expertise: Reduce tedious and time-consuming tasks to focus on core business.

Specifications

Identity

Part Number
Magillem Connectivity
Vendor
Arteris
Type
Silicon IP

Videos

Magillem Connectivity from Arteris - Accelerate the Design of Complex SoCs
Modern SoCs are more complex than ever, integrating thousands of IP blocks that must work together seamlessly. Manual integration introduces risk, delays, and errors — but there’s a better way. With Magillem Connectivity from Arteris, design teams can automate and streamline SoC assembly, accelerating development while maintaining the highest quality standards. This powerful solution enables coordinated, efficient, and secure design flows that reduce risk and free engineers to focus on innovation.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Arteris
HQ: United States
Contact Arteris

Learn more about System Controller IP core

Ten reasons interconnect matters

Interconnect is the Rodney Dangerfield of IP blocks. It gets no respect. It connects hundreds of disparate IP blocks, each with hundreds of interface signals, and dozens of transaction protocol attributes. It does it in a way that each IP need not know the protocol details of any other. It also provides for the data access requirements of each IP, and does it physically distributed across the chip floorplan. Interconnect fabric technology is sophisticated, and very important for modern chip designs. Following are ten reasons why interconnect matters.

Arteris System IP Meets Arm Processor IP

The design of system-on-chip (SoC) devices for automotive applications—and the reuse of portions of those designs for future SoC incarnations—just got a lot easier with the recent announcement of the expanded partnership between Arm and Arteris.

Arteris × XuanTie: The “Data Highway” for High-Performance RISC-V SoCs

On March 24, the 2026 XuanTie RISC-V Ecosystem Conference, hosted by Alibaba DAMO Academy, was held in Shanghai. Hundreds of industry and academic institutions from around the world—including Qualcomm, Arteris, Canonical, SHD Group, Haier, and ZTE—gathered to share cutting-edge practices in RISC-V.

Re-Architecting SoCs for the AI Era

This paper will define AI, describe its applications, the problems it presents, and how designers can address those problems through new and holistic approaches to SoC and network on chip (NoC) design. It also describes challenges implementing AI functionality in automotive SoCs with ISO 26262 functional safety requirements.

Fundamentals of Semiconductor ISO 26262 Certification: People, Process and Product

This paper explains the changes in the role of the semiconductor industry in the automotive supply chain and seeks to enhance the reader’s knowledge regarding all aspects of the ISO 26262 standard. This paper also discusses the standard’s applicability not only to electronic products, but also to the people and processes employed to create them.

NoC Interconnect Fabric IP Improves SoC Power, Performance and Area

Imagine you have defined the structure of a system-on-chip and now you have to assemble all the IP blocks and make them communicate on the die. You have spent months rigorously selecting SoC IP that reflects the desired chip functionality. However, without the on-chip interconnect fabric it is just a collection of isolated blocks.

Frequently asked questions about system controller IP cores

What is Magillem Connectivity?

Magillem Connectivity is a System Controller IP core from Arteris listed on Semi IP Hub.

How should engineers evaluate this System Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this System Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP