Vendor: Arteris Category: System Controller

Magillem Packaging

An easy-to-use, scalable, and fully automated process to capture IP description in IP-XACT format Magillem® Packaging uses a data…

Overview

An easy-to-use, scalable, and fully automated process to capture IP description in IP-XACT format

Magillem® Packaging uses a data model based on the IP-XACT industry standard to handle all aspects of system integration for connectivity, configurability, and system memory map. It enables true IP reuse methodology with an interoperable design flow for complex SoCs, including register management, IP capture, and SoC IP assembly.

With a nonintrusive, scalable, and automatic process for legacy and new IP that enables seamless IP client portfolio packaging, Magillem Packaging delivers both data accuracy and flexibility. It allows incremental or full packaging with IP-XACT compliance and data consistency that are ensured by construction and assessed with a built-in Magillem IP-XACT checkers suite.

Key features

  • IP-XACT 2022 support​
  • HDL import: Verilog, SystemVerilog​
  • Static elaboration support (with resolved configurations)​
  • FileSet elaboration with full source file documentation​
  • Bus interface automatic mapping of physical ports​
  • Memory map intent capture​
  • Catalog management​
  • IP-XACT compliance checkers suite​

Block Diagram

Benefits

Correct by construction IP-XACT description

Improved quality without requiring any prerequisite IP-XACT expertise.

True IP reuse methodology

Ideal for IP and subsystems with vendor-independent IP packaging (IP-XACT based).

Single source-of-truth environment for system design

Enables multipurpose usage and helps ensure data consistency for design tasks and teams.

Specifications

Identity

Part Number
Magillem Packaging
Vendor
Arteris
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: United States

Learn more about System Controller IP core

From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development

This article explains how AI can speed up engineering research and bug discovery when engineers can verify the results. Drawing on the work developing Arteris’ JIG C++ verification library, it shows how built-in checks give AI clear criteria to explore while keeping design decisions and engineering judgment with the team.

How Cache Coherency Simplifies AI Software

This article explains how hardware-managed cache coherency can simplify AI software by coordinating shared data across CPUs, accelerators and chiplets. The article highlights the role of coherent and non-coherent interconnects in building scalable, efficient AI SoCs, while presenting Arteris’ Ncore, FlexNoC and FlexGen IP as complementary solutions for managing data movement.

Frequently asked questions about system controller IP cores

What is Magillem Packaging?

Magillem Packaging is a System Controller IP core from Arteris listed on Semi IP Hub.

How should engineers evaluate this System Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this System Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP