How to Integrate uvm_reg with AXI VIP
March 12, 2015
VIP manager Tushar Mattu of Synopsys gives insights on how to effectively integrate uvm_reg with AXI VIP
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Blogs
- How to Integrate AXI VIP into a UVM Testbench
- How to Secure Your Computing System's Power-Up Process with Secure Boot?
- From All-in-One IP to Cervell™: How Semidynamics Reimagined AI Compute with RISC-V
- How to Use the AXI VIP Debug Port