How to Integrate uvm_reg with AXI VIP
March 12, 2015
VIP manager Tushar Mattu of Synopsys gives insights on how to effectively integrate uvm_reg with AXI VIP
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related Blogs
- How to Integrate AXI VIP into a UVM Testbench
- How to Secure Your Computing System's Power-Up Process with Secure Boot?
- From All-in-One IP to Cervell™: How Semidynamics Reimagined AI Compute with RISC-V
- How to Use the AXI VIP Debug Port
Latest Blogs
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC