How to Integrate AXI VIP into a UVM Testbench
February 27, 2015
Here, Synopsys VIP manager Tushar Mattu describes how best we can integrate AXI VIP into a UVM Testbench
Related Semiconductor IP
- UALink 200G v1.0 Verification IP
- CCSDS SCCC Demapper and Turbo Decoder
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
Related Blogs
- How to Integrate uvm_reg with AXI VIP
- Start using AXI VIP with some basic understanding of UVM
- Avoiding Redundant Simulation Cycles for your UVM VIP with a Simple Save-Restore Strategy
- VIP Architecture: Why Native SystemVerilog and UVM?