How to Integrate AXI VIP into a UVM Testbench
February 27, 2015
Here, Synopsys VIP manager Tushar Mattu describes how best we can integrate AXI VIP into a UVM Testbench
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Blogs
- How to Integrate uvm_reg with AXI VIP
- Start using AXI VIP with some basic understanding of UVM
- How to Design a RISC-V Space Microprocessor
- Avoiding Redundant Simulation Cycles for your UVM VIP with a Simple Save-Restore Strategy