From All-in-One IP to Cervell™: How Semidynamics Reimagined AI Compute with RISC-V
May 27, 2025
In an era where artificial intelligence workloads are growing in scale, complexity, and diversity, chipmakers are facing increasing pressure to deliver solutions that are not only fast, but also flexible and programmable. Semidynamics recently announced Cervell™, a fully programmable Neural Processing Unit (NPU) designed to handle scalable AI compute from the edge to the datacenter. Cervell represents a fundamental shift in how AI processors are conceived and deployed. It is the culmination of Semidynamics’ IP offerings evolution from modular IP components to a tightly integrated, unified architecture, rooted in the open RISC-V ecosystem.
Key Takeaways
- Cervell™ is a fully programmable Neural Processing Unit (NPU) designed for scalable AI compute from the edge to the datacenter.
- Cervell integrates CPU, vector units, and tensor engines into a single processing entity, eliminating the need for external CPUs and reducing performance bottlenecks.
- The architecture is based on the open RISC-V ecosystem, allowing for deep customization and flexibility in processor design.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- RISC-V customization, HW/SW co-optimization, and custom compute
- Solving the RISC-V puzzle - optimal performance with zero risk
- Semidynamics: A Single-Software-Stack, Configurable and Customizable RISC-V Solution
Latest Blogs
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
- Why nonce reuse can break AES-GCM security in embedded systems
- PQSecure™-Agility Earns NIST CAVP Validation