Are we on the verge of a new ASIC era? DARPA’s Nanowriter and practical e-beam lithography
January 26, 2011
The advent of gate arrays opened the gates of custom silicon for everycompany. Before that, only the really heavyweight players could afford the tools and training to create tailored ICs for their end products. The early gate arrays changed that situation by lowering costs to the point where custom silicon made sense in far more system designs. In a sense, we’re facing the same situation today. The cost of creating an SoC or ASIC in 65nm, 40nm, and now 32nm process technology has climbed to the tens of millions of dollars. It’s a game not everyone can play for a variety of reasons.
Related Semiconductor IP
- I3C Full Controller / Target
- I3C HCI Host Controller
- USB-C Power Delivery IP Core
- Configurable Multi-Channel DMA Controller
- Samsung Foundry 4nm 1V8 GPIO I3C
Related Blogs
- Ivy Bridge: Intel's CPUs Gain a Generational Lithography Edge
- Adapteva's Epiphany Floating Point Processor Core: A Leading-Edge Lithography May Finally Open Doors
- TSMC on 450mm transition: Lithography key!
- DARPA Calls For 50X Improvement in SoC
Latest Blogs
- TDISP and Confidential Computing: Extending the PCIe Chain of Trust
- AI-Generated UVM Testbenches from SoC Specifications
- Generating Chip Subsystems Automatically: A New Answer to Manage Chip Design Complexity
- Agentic AI Should Fit the Way You Engineer
- Listening at the Speed of Memory: Live Speech Recognition on Chimera