Custom processor design just became easier
June 29, 2023
One-stop-shopping for cores and peripherals
Codasip and SmartDV recently announced joining forces to simplify and accelerate custom processor design by offering our customers the possibility to license Codasip RISC-V IP and the necessary peripheral IP from SmartDV under a single contract. To better understand this promising collaboration, we asked Erik Panu, SmartDV, and Mike Eftimakis, Codasip, to tell us more about it.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Blogs
- Increasing design skills for custom compute
- RISC-V Processor Design - Free YouTube Course by Maven Silicon
- Beyond design automation: How we manage processor IP variants with Codasip Studio
- Design Migration isn’t just a sprint – It’s a heptathlon
Latest Blogs
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
- Why nonce reuse can break AES-GCM security in embedded systems
- PQSecure™-Agility Earns NIST CAVP Validation