Chiplet Summit: Challenges of Chiplet-Based Designs
I wrote the first post, The Chiplet Summit, from the recent Chiplet Summit in San Jose, If you have not seen that, you should probably read it first.
A leitmotiv of the conference was:
Moore's Law is dead. All we have left is packaging.
As I said in the final summary paragraph of my earlier post:
The situation today is that single-company multi-chiplet designs are shipping in volume, tentative steps are being made with some chiplets to build ecosystems of partners around them, and the dream of a chiplet store is sufficiently far off as to remain a dream for the time being.
Today, I want to look at the technical issues that will require solutions to be able to do chiplet-based designs with chiplets from multiple companies who did not pre-plan making those specific chiplets work together. The analogy is how you can buy chips from different manufacturers and put them together on a PCB and have a working system, even though the companies that designed the chips never planned that specific system.
To read the full article, click here
Related Semiconductor IP
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
Related Blogs
- Cadence Sets the Gold Standard for UCIe Connectivity at Chiplet Summit '24
- Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
- UCIe: Enabling the Chiplet-Based Ecosystem
- Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
Latest Blogs
- UALink Under the Hood: Why Full-Stack Verification Wins
- How to design secure SoCs Part IV: Runtime Integrity Protection
- High-Speed SerDes Design: Architecture, Equalization, and CDR Circuits
- NVMe 2.0 Explained: What’s New and Why It Matters
- Understanding USB4 Retimers and Their Role in Gen2 and Gen3 - Link Training