Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
Late this summer, Synopsys and Intel marked a milestone achievement at the Intel Innovation 2023 conference, with the world’s first Universal Chiplet Interconnect Express (UCIe) interoperability test chip demonstration showing robust UCIe traffic between Synopsys UCIe PHY IP and Intel UCIe PHY IP.
The successful UCIe test chip demonstration is the latest achievement over the course of a long-standing collaboration between Synopsys and Intel. Seeking to demonstrate working interoperability, Intel got the process started by reaching out to Synopsys, one of the first in the industry with available UCIe IP. The effort involved multiple teams spread across the world. In addition to package design, the teams engaged in a substantial amount of work pre-silicon to uncover issues by simulating each test chip using Synopsys VCS® functional verification solution.
Intel’s test chip, Pike Creek, consists of an Intel UCIe IP chiplet fabricated on Intel 3 technology. It was paired with a Synopsys UCIe IP test chip, fabricated on the TSMC N3 process. The successful pairing mimics the mixing and matching of dies that can occur in real-world multi-die systems, demonstrating that this approach is commercially viable.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- UCIe TX Interface
- UCIe RX Interface
- AXI-S Protocol Layer for UCIe
- UCIe IP
Related Blogs
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Morgan State University (MSU) Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout
- ARM and Mentor Team Up on Test
- Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design
Latest Blogs
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA
- Beyond PCIe Compliance: Why Stress Testing Is Crucial for Edge AI Deployments