Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
Late this summer, Synopsys and Intel marked a milestone achievement at the Intel Innovation 2023 conference, with the world’s first Universal Chiplet Interconnect Express (UCIe) interoperability test chip demonstration showing robust UCIe traffic between Synopsys UCIe PHY IP and Intel UCIe PHY IP.
The successful UCIe test chip demonstration is the latest achievement over the course of a long-standing collaboration between Synopsys and Intel. Seeking to demonstrate working interoperability, Intel got the process started by reaching out to Synopsys, one of the first in the industry with available UCIe IP. The effort involved multiple teams spread across the world. In addition to package design, the teams engaged in a substantial amount of work pre-silicon to uncover issues by simulating each test chip using Synopsys VCS® functional verification solution.
Intel’s test chip, Pike Creek, consists of an Intel UCIe IP chiplet fabricated on Intel 3 technology. It was paired with a Synopsys UCIe IP test chip, fabricated on the TSMC N3 process. The successful pairing mimics the mixing and matching of dies that can occur in real-world multi-die systems, demonstrating that this approach is commercially viable.
To read the full article, click here
Related Semiconductor IP
- UCIe IP Core
- UCIe 3.0 Verification IP
- Verification IP for UCIe
- UCIe Verification IP
- AXI to UCIe Bridge IP
Related Blogs
- ARM and Mentor Team Up on Test
- Enhancing Chip Yield Through Machine-Learning-Driven Test Analytics Technology
- Mentium Accelerates Tape-out of AI Accelerator Chip for Space Applications on Synopsys Cloud
- Morgan State University (MSU) Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU