Cadence Sets the Gold Standard for UCIe Connectivity at Chiplet Summit '24
Cadence demonstrated multiple IP for die-to-die connectivity at Chiplet Summit 2024. Conference attendees discussed their chiplet and multi-die design needs with our experts and learned how Cadence’s IP can support them in achieving their system needs with optimum PPA targets. Our UCIeTM IP silicon demo created a buzz with its extensive testing.
Cadence unveiled the first silicon of its UCIe IP with organic package at the summit. In an industry first, Cadence proved successful bring-up and data traffic across the complete range of interconnect distances—short-, medium-, and long-reach channels—operating at 16GT/s speeds with wide open data eyes. The stringent UCIe requirements must be met across all interconnect distances per the standard requirements. Cadence was the only IP provider that demonstrated successful 5mm, 15mm, and 25mm long-reach UCIe operation at the summit, setting the gold standard with its thorough measurement and reporting.
To read the full article, click here
Related Semiconductor IP
- Verification IP for UCIe
- UCIe 3.x Controller IP
- CHI to UCIe Bridge IP
- UCIe Controller (CHI Protocol + Adapter)
- UCIe Controller (AXI Protocol + Adapter)
Related Blogs
- Unleashing Die-to-Die Connectivity with the Alphawave Semi 3nm 24Gbps UCIe Solution
- Why UCIe is Key to Connectivity for Next-Gen AI Chiplets
- UCIe Heralds a Robust Chiplet Ecosystem for a New Era of SoC Innovation
- Chiplet Summit: Challenges of Chiplet-Based Designs
Latest Blogs
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- Secure Boot for embedded systems: Building a complete chain of trust