Programmable CMOS frequency divider (32...16383 dividing ratio)
The programmable CMOS frequency divider is a set of serially connected dividers with the varied dividing ratio 2/3.
- Clock Generator
- Silicon proven
- Now
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
Programmable CMOS frequency divider (32...16383 dividing ratio)
The programmable CMOS frequency divider is a set of serially connected dividers with the varied dividing ratio 2/3.
130 to 940 MHz Power amplifier
The power amplifier supplies the transmit RF signal to the antenna.
Programmable CMOS HF divider (16…4095 dividing ratio)
The programmable CMOS frequency divider consists of two independent circuits.
Programmable 9-bit CMOS frequency divider (2…511 dividing ratio)
The programmable CMOS frequency divider is a set of 8 serially connected dividers with the varied dividing ratio 2/3.
PLL ECL phase-frequency detector with ECL charge pump
Phase-frequency detector (PFD) forms control signal for VCO tuning.
60 to 83 MHz High linearity intermediate frequency amplifier
Intermediate-frequency amplifier consists of 2-stages amplifier, output buffer with tunable gain and two LDO voltage regulators.
Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)
The voltage regulator consists of differential amplifier which compares reference voltage with voltage from feedback divider.
Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)
The voltage regulator consists of differential amplifier which compares reference voltage with voltage from feedback divider.
LDO – DIFFERENTIAL FEEDBACK REGULATOR
SGC76050_IP007706_GF_22FDX is a low-dropout, fast response, differential feedback linear regulator for integration on SoC.
1270 to 1650 MHz Voltage controlled oscillator
Voltage-controlled oscillator (VCO) is the generator that can be tuned over a wide range of frequencies by applying a control vol…
PLL ECL phase-frequency detector with ECL charge pump
Phase-frequency detector (PFD) forms control signal for VCO tuning.
PLL CMOS phase-frequency detector with ECL charge pump
Phase-frequency detector (PFD) forms control signal for VCO tuning.
64 dB Intermediate frequency amplifier with wide gain range
Intermediate frequency amplifier consists of 3-stage amplifier with tunable gain, AGC system, linear output buffer for differenti…
Active antenna detector with load current limit and supply current 140 uA
The antenna detector supplies an active antenna and is able to detect both open and short circuits.
Maximum normalised correlation core
The eSi-MNC core provides the control and data plane interfaces to a Maximum Normalised Correlation module.
Nand Flash write cycles are limited.
The MVD Remultiplexer core analyses the MPEG TS stream inputs and gives access to the followings information and statistics : * I…
IP
So_ip_idt core can be used create a decision tree directly in hardware.
802.11 A/B/G/N Direct Conversion Transceiver
The 802.11 a/b/g/n direct conversion transceiver IP core supports OFDM, WLAN and ISM applications.