Vendor: IP-Maker Category: Channel Coding

BCH Encoder/Decoder IP Core

Nand Flash write cycles are limited.

Overview

Nand Flash write cycles are limited. An ECC detects and corrects failed operations, increasing the lifetime of the Nand Flash memory. For Nand Flash-based data storage, using an ECC is mandatory to ensure data validity. The powerful IPM-BCH is based on the BCH algorithm.

The BCH Encoder/Decoder is full-featured with multiple parameters to fit your own needs in FPGA and SoC designs. In fact IPM-BCH Encoder/Decoder is fully configurable, allowing to it reach the best latency or the smallest footprint.

Key features

  • IPM-BCH for NandFlash Storage
    • Up to 84 error-bits/block
    • Configurable block size
  • IPM-BCH for short code
    • Option to be full asynchronous
    • Option to be in 3 clock cycles
  • Fully Configurable
    • Latency
    • Datapath
    • Error number
    • Packet size

Block Diagram

IPM BCH block diagram

Benefits

  • Full hardware implementation for
  • maximum performance, encoding,
  • error detection and correction
  • Balanced performance/gatecount
  • All Galois fields covered
  • Validated IP reduces Time-ToMarket

What’s Included?

  • Verilog RTL source code.
  • Synthesis scripts for Xilinx, Altera and Design Compiler.
  • Technical documentation.
  • Simulation testbench, with error injection.
  • One year of maintenance and technical support.
  • Supported simulators
    • MTI Modelsim.

Specifications

Identity

Part Number
IPM BCH
Vendor
IP-Maker
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

IP-Maker
HQ: France

Learn more about Channel Coding IP core

Enabling security in embedded system using M.2 SSD

Storage technologies are evolving at a high speed, thanks to new generations of memories such as Nandflash, ReRAM, MRAM and other flavors. That leads in an incredible performance increase in term of bandwidth and latency. By the way, security and data privacy features are still an important feature for critical storage systems.

Sharing NVMe SSDs for heterogeneous architectures

New computing applications, such as big data analytics and deep learning, need very optimized and well balanced computing, networking and storage resources. After being developed on CPU-centric architectures, it is now going on heterogeneous architectures by using computing accelerators like FPGAs and GPUs.

NVMe host IP for computing accelerator

NVM Express (NVMe) SSDs are well adopted by the storage industry. It delivers high performances in term of IOPS, throughput and latency. It comes with a various range of capacity and form factors including PCIe Add-In-Card, 2.5" U.2, M.2 and recently as a single BGA chip.

IP-Maker to launch new NVMe host IP Family

IP-Maker is introducing a new product line of NVMe Host IPs. In addition to the Easy NVMe Host IP, targeting embedded applications and launched in 2017, today IP-Maker announces the availability of two new products targeting data center applications: the Advanced NVMe Host IP, and the Multi Root NVMe Host IP.

IP-Maker NVMe IP, ready for persistent memories

IP-Maker, the leading storage IP startup, will exhibit at Flash Memory Summit in Santa Clara, CA, on August 8 to 10. The next generation of non-volatile memories comes with an access time in the microsecond range.

Frequently asked questions about Channel Coding IP cores

What is BCH Encoder/Decoder IP Core?

BCH Encoder/Decoder IP Core is a Channel Coding IP core from IP-Maker listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP