Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
EnSilica
Category:
Filters Transforms
Maximum normalised correlation core
The eSi-MNC core provides the control and data plane interfaces to a Maximum Normalised Correlation module.
Overview
The eSi-MNC core provides the control and data plane interfaces to a Maximum Normalised Correlation module. The signal processing in the core consists of two sliding energy estimates spaced by M samples, and a sliding autocorrelation estimate integrating over M samples
Key features
- Sliding window energy estimator on IQ input samples
- Sliding window energy estimator on lagged IQ input samples
- Sliding autocorrelation between the IQ input and lagged IQ input samples.
- Detection threshold for |ACF| > energy
- Correction can be held or restarted under APB control.
- AXI4-Streaming inputs and outputs
- APB configuration
- Verilog 2001
Benefits
- Simple standard interfacing
- Low-gate count
Applications
- Multi-standard wireless receivers
- Software defined radios (SDR) accelerator
What’s Included?
- RTL
- Testbench
- Synthesis scripts
- Documentation
- MATLAB and C++ bit exact model
Specifications
Identity
Part Number
eSi-MNC
Vendor
EnSilica
Type
Silicon IP
Provider
HQ:
UK
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Maximum normalised correlation core?
Maximum normalised correlation core is a Filters Transforms IP core from EnSilica listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.