RISC-V: Democratizing Innovation in CPU Design
Anika Sunda, Cadence
Vendor:
Cadence Design Systems, Inc.
Category:
CPU
Xtensa Multicore LX8 Platform
32-bit RISC multiprocessor platform for the most demanding computational tasks
Overview
The increasing demands of machine learning algorithms and generative AI have heightened the computational and data throughput requirements for system-on-chip (SoC) designs. As a result, many designs now incorporate multiple processors to meet these needs. The Cadence Xtensa Multicore LX8 Platform addresses these challenges by bringing industry-leading processor extension capabilities to a multiprocessor environment, enabling SoC designers to achieve high performance while providing software developers with the user-friendly features of Cadence’s Xtensa Processor Platform.
The Xtensa Multicore LX8 allows users to create an SMP cluster with up to eight Xtensa LX8 processor cores. Access to shared data within this cluster is managed through hardware cache coherency, utilizing snoopable L1 data caches and a shared L2 memory system. With unmatched processor extension capabilities available through the Tensilica Instruction (TIE) language, SoC designers can fully optimize the multiprocessor cluster to meet specific application requirements. The ease of programming the multiprocessor cluster while using Tensilica software development tools enables SoC designers to achieve their performance requirements at minimal cost in power while greatly reducing their time to market.
Block Diagram
Click to open fullscreen
Benefits
- Enhanced Computational and Data Throughput: Addresses the increasing demands of machine learning algorithms and generative AI by providing industry-leading processor extension capabilities in a multiprocessor environment. This enables SoC designers to achieve high performance while offering software developers user-friendly features.
- Symmetric Multiprocessor Cluster: Allows the creation of a symmetric multiprocessor (SMP) cluster with up to eight Xtensa LX8 processor cores. Access to shared data within this cluster is managed through hardware cache coherency, utilizing snoopable L1 data caches and a shared L2 memory system.
- Unmatched Processor Extension Capabilities: Using the TIE language, SoC designers can fully optimize the multiprocessor cluster to meet specific application requirements. This optimization helps achieve maximum performance with minimal energy consumption.
Specifications
Identity
Part Number
Xtensa Multicore LX8 Platform
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP
Compute
CPU Architecture
Xtensa
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about CPU IP core
Why 10BASE-T1S Automotive Ethernet SoC Verification Needs More Than Simulation?
This blog post explores how the team verified a 10BASE-T1S automotive ethernet subsystem using a Cadence tools-based multi-platform verification, which unifies simulation, emulation, and formal verification techniques.
NVMe 2.0 Explained: What’s New and Why It Matters
This post explores what is new in NVMe 2.0, why these additions matter, and how they impact storage architects, implementers, and verification teams.
SOCAMM: Modernizing Data Center Memory with LPDDR6/5X
Small Outline Compression-Attached Memory Module (SOCAMM) has made its way into the data center as an alternative to external CPU memory, due to its high performance, low power, memory capacity, and scalability.
Heterogeneous Multicore using Cadence IP
This blog presents a heterogeneous multicore system built with the RISC-V Host CPU and Cadence IP: Xtensa DSPs, and the Janus Network-on-Chip (NoC). While this example uses an RISC-V CPU, any other ISA with similar capabilities can also serve as the host CPU.
Enabling End-to-End EDA Flow on Arm-Based Compute for Infrastructure Flexibility
To accelerate Arm-based SoC design, Cadence has made its digital design and implementation capabilities available on Arm-optimized cloud environments, complementing its existing verification tools.
Frequently asked questions about CPU IP cores
What is Xtensa Multicore LX8 Platform?
Xtensa Multicore LX8 Platform is a CPU IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.