14bit 1.3Gsps High Speed Sigma Delta ADC IP Core
High performance, 14-bit resolution, 1.3Gsps sample rate Sigma Delta IP core, nodes up to 28nm Silicon proven.
- 14 Bit
T2M GmbH is the leading Global Technology Company supplying state of the art complex semiconductor connectivity IPs and KGDs, enabling the creation of complex connected devices for Mobile, IoT and Wearable markets.
T2M's unique SoC White Box IPs are the design database of mass production RF connectivity chips supporting standards including Wifi, BT, BLE, Zigbee, NFC, LTE, GSM, GNS. They are available in source code as well as KGD for SIP / modules.
With offices in USA, Europe, China, Taiwan, South Korea, Japan, Singapore and India, T2M’s highly experienced team provides local support, accelerating product development and Time 2 Market.
14bit 1.3Gsps High Speed Sigma Delta ADC IP Core
High performance, 14-bit resolution, 1.3Gsps sample rate Sigma Delta IP core, nodes up to 28nm Silicon proven.
12bit 2Gsps High Speed Pipeline ADC IP Core
High performance, 12-bit resolution, 2 Gsps sample rate Pipeline ADC IP, nodes up to 28nm.
12bit 320Msps High Speed Pipeline ADC IP Core
12-bit resolution, 320Msps sample rate Mixed-signal IP, nodes up to 28nm Silicon proven.
12bit 200Msps High Speed Pipeline ADC IP Core
High performance, 12-bit resolution, 200Msps sample rate Mixed-signal IP, nodes up to 28nm.
JESD204B Tx-Rx PHY IP, Silicon Proven in SMIC 40LL
The JESD204B Tx-Rx PHY IP interface, which offers total support for the JESD204B synchronous and serial data interface, is aligne…
Ultra-Low-Power BLE RF IP is designed to support 2.4 GHz standards like Bluetooth Classic (BR/EDR), 802.15.4 PHY Layer (e.g., Zig…
12.5G Multiprotocol Serdes IP, Silicon Proven in UMC 28HPC
The multi-protocol SerDes PHY consists of Serial ATA (SATA) conforming with SATA 3.0 Specification, Peripheral Component Intercon…
PCIe 3.0 Serdes PHY IP, Silicon Proven in GF 22FDX
This PCIe 3.0 PHY complies with the PCIe 3.0 Base Specification and supports the PIPE 4.3 interface specification.
USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in SMIC 55LL
The combined PHY complies with the Peripheral Component Interconnect Express (PCIe), Serial ATA, USB, USB 3.0, and USB 2.0 interf…
JESD204B Tx-Rx PHY IP, Silicon Proven in UMC 28HPC
The JESD204B.01 version specification is compatible with the JESD204B Tx-Rx PHY IP interface, which offers support for the JESD20…
JESD204B Tx-Rx PHY IP, Silicon Proven in SMIC 14SF++
In addition providing support for the JESD204B synchronous serial interface, the JESD204B Tx-Rx PHY IP interface is consistent wi…
JESD204B Tx-Rx PHY IP, Silicon Proven in TSMC 55LP
Full support for the JESD204B synchronous serial interface, compliant with the JESD204B.01 version specification, is provided via…
JESD204B Tx-Rx PHY IP, Silicon Proven in TSMC 28HPC+
The JESD204B Tx-Rx PHY IP Core, compliant with the JESD204B.01 version specification offers support for the JESD204B synchronous …
12G Multiprotocol Serdes IP, Silicon Proven in SMIC 14SF+
The multi-protocol SerDes PHY consist of Peripheral Component Interconnect Express (PCIe) compliant with PCIe 2.0 Base Specificat…
LVDS Tx IP, Silicon Proven SMIC 14SF+
The Low-Voltage Differential Signaling Transmitter IP Core provides a very High speed and Low power differential data transfer fo…
USB 3.1 Gen1 / Gen2 Host Controller IP
USB 3.1 Host Controller is compliance with USB3.1 specification, Revision 1.0 and all associated ECN’s, USB specifications Rev 2.…
Our IP is Fully compliant with 2.4GHz IEEE 802.11ax(WIFI 6) and Bluetooth standards, this WiFi 802.11 ax(WiFi ax)/Bluetooth LE v5…
DVB-C Demodulator IP (Silicon Proven)
The DVB-C Demodulator IP core is a silicon-proven IP core and extracted from the production chip, It is a QAM (quadrature amplitu…
DVB-T2/T Demodulator and Decoder IP (Silicon Proven)
The DVB-T2/T IP is a silicon-proven IP core extracted from a production chip contains FEC.
12.5G Multiprotocol Serdes IP, Silicon Proven in TSMC 28HPC+
The multi-protocol SerDes PHY consists of Serial ATA (SATA) conforming with SATA 3.0 Specification, Peripheral Component Intercon…