Vendor: T2M GmbH Category: Single-Protocol PHY

JESD204B Tx-Rx PHY IP, Silicon Proven in SMIC 14SF++

In addition providing support for the JESD204B synchronous serial interface, the JESD204B Tx-Rx PHY IP interface is consistent wi…

Contact Provider Request Datasheet
SMIC 14nm SF+ In Production View all specifications

Overview

In addition providing complete support for the JESD204B synchronous serial interface, the JESD204B Tx-Rx PHY IP interface is consistent with the JESD204B version specification. Because of its interoperability, it provides a simple interface for a variety of inexpensive devices. The JESD204B PHY features complete and comprehensive transceiver capabilities in addition to individual Tx and Rx.

Key features

  • Multiple lanes transceiver with data rate from 1Gbps to 16Gbps: Transceiver version including both receiver and transmitter
  • Transmitter only version available
  • 40bit/32bit/20bit/16bit selectable parallel data bus Independent per-lane power down control
  • Programmable transmit amplitude
  • Programmable 3-tap feed forward equalizer (FFE)
  • Embedded receiver equalization (CTLE and DFE) to compensate insertion loss
  • Build in self-test with multiple pattern generation and checker for production test
  • Flexible reference clock frequency range
  • Integrated LC-tank PLL and Ring OSC PLL
  • Integrated on-chip differential 100-ohm termination for reference clock
  • Low capacitance ESD structures
  • Integrated on-chip differential 100 ohm termination in TX and RX: Termination resistance auto calibration function (optional)
  • Support both Flip Chip Package and Wire Bonding Package
  • Testability: High Testability
  • Built-in pattern generator and checker including PRBS Internal serial loopback
  • Reliability: Lifetime: 10 years
  • Lifetime Average Temperature: up to 110 degC (include hot-spot)
  • Availability: 100%
  • ESD (HBM): over 2000V
  • ESD (CDM): over 250V
  • Latch-up: Satisfy JESD78 ClassII (Tj=125c), >100mA
  • Silicon Proven in SMIC 12nm SF++

Applications

  • Low Power Consumption
  • Low Physical Area compared to market standard
  • Operating Temperature: ~ 110degrees
  • Layered and Structured architecture

What’s Included?

  • Application Note / User Manual
  • Behavior model, and protected RTL codes
  • Protected Post layout netlist and Standard
  • Delay Format (SDF)
  • Frame view (LEF)
  • Metal GDS (GDSII)
  • Test patterns and Test Documentation

Silicon Options

Foundry Node Process Maturity
SMIC 14nm SF+ In Production

Specifications

Identity

Part Number
JESD204B Tx-Rx PHY IP in 14SFPP
Vendor
T2M GmbH
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

T2M GmbH
HQ: Germany
Contact T2M GmbH

Learn more about Single-Protocol PHY IP core

Three Design Aspects you shouldn't miss while building an NB-IoT Protocol Stack

It is very important that the design aspects of the NB-IoT device protocol stack ensure low module cost and low energy consumption. This is required to match the industry expected module costs. This paper outlines some of the NB-IoT Protocol stack specification flexibilities and generic design aspects that are to be considered to meet the above requirements, especially with reference to LTE.

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is JESD204B Tx-Rx PHY IP, Silicon Proven in SMIC 14SF++?

JESD204B Tx-Rx PHY IP, Silicon Proven in SMIC 14SF++ is a Single-Protocol PHY IP core from T2M GmbH listed on Semi IP Hub. It is listed with support for smic In Production.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP