Vendor: CAST Category: Ethernet

TSN Ethernet Switched Endpoint Controller

The TSN-SE implements a configurable controller meant to ease the implementation of switched endpoints for Time Sensitive Net-wor…

Overview

The TSN-SE implements a configurable controller meant to ease the implementation of switched endpoints for Time Sensitive Net-working (TSN) Ethernet networks. It integrates hardware stacks for timing synchronization (IEEE 802.1AS-2020), traffic shaping (IEEE 802.1Qav and IEEE 802.1Qbv), frame-preemption (IEEE 802.1Qbu and IEEE 802.3br) and a low-latency Ethernet MAC. Enhanced reliability features can also be supported, using the optional hardware modules for Frame Replication and Elimination for Reliability (IEEE 802.1CB) and Per-Stream Filtering and Policing (IEEE 802.1Qci).

The controller core is designed to enable high-precision timing synchronization and flexible yet accurate traffic scheduling. With cut-through switching and minimal buffering even at the Ethernet MAC level, the TSN-SE features extremely low and deterministic ingress and egress latencies and simplifies the development of time-aware applications. Furthermore, it allows the system to define and tune in real time the traffic shaping parameters according to an application’s requirements, and provides the system with timing information (timestamps, alarms, etc.) that is typically required for the operation of a TSN network bridge or endpoint.

The TSN-SE uses standard AMBA® interfaces to ease integration. Its configuration and status registers are accessible via a 32-bit-wide APB bus, and packet data are input and output via AXI-Streaming interfaces with 32-bit data buses. To further expedite and ease the implementation of customer applications, DMA engines providing access to the stream interfaces via a memory-mapped AXI4 master port, and software stacks supporting higher-layer protocols, such as IEEE 802.1Qcc, IEEE 802.1Qca and SNMP, are optionally available

The TSN-SE is designed with industry best practices and is available in synthesizable RTL (Verilog 2001) source code or as a targeted FPGA netlist. Deliverables provide everything required for a successful implementation, including sample scripts, an extensive testbench, and comprehensive documentation.  
 

Key features

  • TSN Ethernet Switched Endpoint
    • Two Ethernet ports & one host processor port
    • Suitable for daisy-chained networks such as rings
    • 10/100/1000 Mbps (10Gbps soon)
  • Low Latency & Flexible Switching
    • Low-latency Layer-2 Cut-Through Switching
    • Run-time switch configuration enables fast response to network changes
    • 802.1Q Tagged VLAN support
    • Port-based VLAN
    • Configurable VLAN-PCP to TSN-Queue Mapping (QoS by PCP)
    • Flexible VLAN and MAC forwarding & filtering
    • Configurable MAC lookup table for dynamic and static entries & automatic aging table
    • Untagged ports support
    • Port Statisitics
  • TSN Features
    • Ready for IEEE 802.1AS-2020 (requires light-weight software stack)
    • Traffic shaping per IEEE 802.1Qav & IEEE 802.1Qbv with eight TSN-Queues
    • Frame preemption per IEEE 802.1Qbu and IEEE 802.3br
    • Frame Replication and Elimination per IEEE 802.1CB and Per-Stream Filtering and Policing per IEEE 802.1Qci optionally implemented in hardware
    • Path Control and Reservation per IEEE 802.1Qca, and Enhancements to Stream Reservation Protocol per EEE 802.1Qcc optionally implemented in software
  • Easy System Integration
    • AMBA™/AXI4 SoC Interfaces
      • 32-bit APB control/status interface
      • 32-bit AXI4-Stream for packet data
      • Optional AXI4 DMA engine
    • MII, GMII or RGMII, and MDIO Ethernet PHY interface per port
    • Requires minimal host assistance for the PTP stack, or no assistance from the host processor when licensed pre-integrated with an embedded processor
    • Complete FPGA reference designs available

Block Diagram

TSN-SE block diagram

Specifications

Identity

Part Number
TSN-SE
Vendor
CAST
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

CAST
HQ: USA

Learn more about Ethernet IP core

From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication

This article reviews the functional-safety attributes of Classical CAN and CAN FD, then explains how CAN XL preserves and extends them. It also discusses higher-layer safety protocols, fault-tolerant CAN XL controller implementations, and CANsec, the CAN XL security extension inspired by the MACsec model. Finally, it highlights how the CAST CAN XL controller IP and CANsec acceleration IP can support the efficient deployment of safety- and security-capable in-vehicle networks.

Keep Legacy Systems Running with a DO-254 HDLC & SDLC Part Replacement IP Core

One not-so-glamorous but vitally important use for CAST digital IP cores is to replace obsolete parts. Many of our cores can provide the answer if you’re maintaining a legacy system and need to make your own FPGA for a discrete part that was discontinued years ago, or perhaps consolidating a working but ancient board design into a single new chip.

CANsec: Security for the Third Generation of the CAN Bus

CANsec is a resource-efficient solution for securing the CAN bus against the most common cyber security threats on software-defined vehicles. Here we show that the encryption and authentication of CAN XL frames are possible without latencies or loss...

Frequently asked questions about Ethernet IP cores

What is TSN Ethernet Switched Endpoint Controller?

TSN Ethernet Switched Endpoint Controller is a Ethernet IP core from CAST listed on Semi IP Hub.

How should engineers evaluate this Ethernet?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP