Vendor: Cadence Design Systems, Inc. Category: Debug Trace

Simulation VIP for AMBA ATB

Cadence provides a mature and comprehensive Verification IP (VIP) for the Trace Bus (ATB) specification which is part of the Arm®…

Verification IP View all specifications

Overview

Cadence provides a mature and comprehensive Verification IP (VIP) for the Advanced Trace Bus (ATB) specification which is part of the Arm® AMBA® family of protocols. Incorporating the latest protocol updates, the Cadence® Verification IP for ATB provides a complete bus functional model (BFM), integrated automatic protocol checks, and coverage model. Cadence provides an integrated solution for interconnect verification that verifies the correctness and completeness of data as it passes through the system and performance analysis that provides automated generation of testbenches. Designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels, the VIP for ATB helps you reduce time to test, accelerate verification closure, and ensure end-product quality. The VIP is compatible with the industry-standard Universal Verification Methodology (UVM) and runs on all leading simulators.

Supported specification: AMBA4 ATB v1.0 and v1.1.

Key features

  • Data Widths
    • All legal data widths
  • Automatic Subordinate Responses
    • Support to use automatic Subordinate responses
  • Delay Control
    • Control the delay between the items on the channels
  • Manager Signal Control
    • Control the values of the signals issued by the manager
  • Subordinate Response Control
    • Control over the values of the signals issued by the subordinate
  • Multiple Agents
    • Supports any number of agents
  • Transaction Types
    • Monitoring and driving of all transactions (data, flush, and sync)

Block Diagram

Simulation VIP for AMBA ATB block diagram

Specifications

Identity

Part Number
Simulation VIP for AMBA ATB
Vendor
Cadence Design Systems, Inc.
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Debug Trace IP core

Cadence Expands Sovereign AI in Europe: From Chips to AI Factories

To bring computing scale and regional data control together, Cadence is expanding its sovereign AI data center in Munich, becoming the first electronic design automation (EDA)opens in a new tab vendor to deliver a comprehensive sovereign AI platform for semiconductor, system, and AI factory design in Europe.

The Memory Challenge of Physical AI

As physical AI workloads become more complex, architects must now consider how predictably the complete system performs when multiple real-world workloads are active simultaneously.

PCI Express Security and TEE Integration, Part 1 - Establishing Trust

Protecting processor memory alone is no longer sufficient. The entire I/O path must become part of the trusted computing architecture. To address this challenge, PCI-SIG® has developed a suite of complementary security technologies, including Data Object Exchange (DOE), Component Measurement and Authentication (CMA), Integrity and Data Encryption (IDE), and the TEE Device Interface Security Protocol (TDISP).

Frequently asked questions about Debug Trace IP

What is Simulation VIP for AMBA ATB?

Simulation VIP for AMBA ATB is a Debug Trace IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this Debug Trace?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Debug Trace IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP