Vendor: Cadence Design Systems, Inc. Category: Single-Protocol PHY

eUSB2V2 PHY

Proven solution featuring host and peripheral with industry-leading high performance, low power, and small area

Contact Provider Request Datasheet

Overview

Proven solution featuring host and peripheral with industry-leading high performance, low power, and small area

eUSB2V2 scales up to 4.8Gbps of data rate with the flexibility to configure asymmetrical or symmetrical links to build an efficient system, depending on the intended application. In asymmetrical link mode, one direction can achieve speeds of up to 4.8Gbps, while the reverse can operate at a lower rate of 480Mbps. This flexibility allows for simpler designs, optimized power consumption, and reduced EMI noise. Symmetrical links can be configured to run at speeds between 960Mbps and 4.8Gbps.

Key features

  • Up to 4.8Gbps scalable data rate
  • Compliant to eUSB2V2 r1.0 / UTMI2.0 r0.9
  • Configurable to Host or Peripheral
  • Supports L1/L2 low power state
  • Supports eUSB2V2 Compliance Modes and RxMargining Mode
  • Support 19.2/24/48/100 MHz Ref Clocks
  • APB interface for SoC register access and configuration
  • Support for legacy protocol (HS Native Mode) operation
  • Support pre and post-driver loopback test
  • Supports eUSB2v1 HS Native Mode (480Mbps only)

Block Diagram

eUSB2V2 PHY block diagram

Benefits

  • Complete IP Solution: PHY + Controller + Driver + VIP facilitates rapid SoC development
  • Scale up to 4.8Gbps of Data Rate: Support both symmetrical and asymmetrical links
  • Industry Standard Interface: Simplify system integration efforts

Specifications

Identity

Part Number
eUSB2V2 PHY
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Cadence Design Systems, Inc.

Learn more about Single-Protocol PHY IP core

Rethinking AI Infrastructure: The Rise of PCIe Switches

Far from just a functional piece of hardware, PCIe switches are the invisible foundation that accelerates data processing, eliminates bottlenecks, and ensures modern AI systems operate with blazing speed and pinpoint precision.

UALink Under the Hood: Why Full-Stack Verification Wins

Verifying UALink means following a transaction the way the silicon does: down through four layers, out across one, two, or four SerDes lanes at the configured 100G or 200G serial rate, and back again, with its meaning and its bytes both intact. This blog takes that journey one layer at a time, and along the way examines a detail of the data link flit that is easy to overlook and important to get right.

A Look at New Open Standards to Improve Reliability and Redundancy of Automotive Ethernet

To meet the safety and deterministic latency requirements for controlling a car, a new set of open standards is being developed, collectively referred to as “Time Sensitive Networking,” or TSN. These improve the reliability, timing, redundancy, and failure detection ability of Ethernet to the level where it can be applied throughout an automobile. This article describes how Cadence has addressed the hardware requirements of TSN in its Automotive Ethernet Media Access Controller (MAC).

Frequently asked questions about Single-Protocol PHY IP

What is eUSB2V2 PHY?

eUSB2V2 PHY is a Single-Protocol PHY IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP