Vendor: Agnisys, Inc. Category: Bus Fabric

Crossbars Interconnect

An interconnect component connects initiators and targets in a system.

Overview

An interconnect component connects initiators and targets in a system. A single initiator system simply requires a decoder and multiplexor, which are explained in the following sections. In a multi-initiator system, an interconnect is necessary for signal routing and arbitration between initiators to the proper target. This route is necessary for address, control, and write data signals. This specification does not include the specific methodologies implemented for multi-initiator systems, including single or multi-layer interconnects.

Key features

  • APB
    • N X M Where N stands for initiators and M stands for targets.
  • AHB
    • N X M Where N stands for initiators and M stands for targets.
    • Maximum initiators can be 16 as per AMBA-AHB specification.
  • AXI
    • N X M Where N stands for initiators and M stands for targets.
    • Maximum initiators can be 16 as per AMBA-AXI specification.

Specifications

Identity

Part Number
Crossbars Interconnect
Vendor
Agnisys, Inc.
Type
Silicon IP

Provider

Learn more about Bus Fabric IP core

From Spec to Silicon: Accelerate SoC Integration with IP-XACT

In today’s semiconductor industry, System-on-Chip (SoC) design has become increasingly complex. Modern SoCs integrate multiple intellectual property (IP) blocks, each designed by different teams, vendors, or even geographies. These IPs vary in functionality—processors, memory controllers, peripherals, accelerators, and interconnects—but must work smoothly together in a single chip.

A Time Scaling Theory for Multi-Layer Electronic Systems

For six decades, Moore's geometric scaling drove progress in semiconductors. That industry compact no longer holds: returns from pure dimensional shrinking have flattened, leading-edge design budgets exceed one billion dollars per chip, and cost-per-transistor at the most advanced nodes is no longer falling.

CSoC Platform / Digital Subsystem IP for IoT

This paper describes a CSoC platform and configurable digital subsystem IP which can be deployed for development of IOT edge devices. The paper encompasses the different attributes of IOT edge device that can cater multiple industry segments, key features and benefits of CSoC platform, components of the digital subsystem IP that enables rapid prototyping of SoCs for IOT applications.

Secure Mobile Payments - Protecting display data in TrustZone-enabled SoCs with the Evatronix PANTA Family of Display Processors

Secure System-on-Chips (SoCs) based on ARM® TrustZone® technology enable both hardware and software components to be isolated as a secure subsystem within a complex SoC and as such focus on processing protected, sensitive and valuable assets, such as payment credentials, whenever these might be endangered with an attack, modification or capture. At the same time the main system software may be an open Rich OS platform that enables downloading and use of arbitrary third-party and non-trusted applications which can gain access to almost all system hardware elements.

Frequently asked questions about On-Chip Bus IP cores

What is Crossbars Interconnect?

Crossbars Interconnect is a Bus Fabric IP core from Agnisys, Inc. listed on Semi IP Hub.

How should engineers evaluate this Bus Fabric?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Bus Fabric IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP