S2C Named Andes Technology’s 2026 Partner of the Year
本月，头部数字EDA企业思尔芯宣布，荣获RISC-V处理器IP领导厂商Andes晶心科技（Andes Technology）颁发的“2026年度最佳合作伙伴”奖项。该荣誉旨在表彰思尔芯在RISC-V生态共建、原型验证平台支撑及联合市场拓展中与Andes晶心深度协同、持续创造客户价值的突出表现。
Vendor:
Andes Technology Corp.
Category:
CPU
Compact and Performance Efficiency 32-bit RISC-V Core
The AndesCore™ N225 is a 32-bit 3-stage pipeline CPU IP core based on AndeStar™ V5 architecture for embedded applications with sm…
Overview
The AndesCore™ N225 is a 32-bit 3-stage pipeline CPU IP core based on AndeStar™ V5 architecture for embedded applications with small gate count, and some dual-issue ability. In addition to commonly used RISC-V IMAC it supports the recently ratified ISA extensions such as B (bit manipulation) and Zce (code size reduction). The N225 implements ePMP to improve core security; and Andes V5 extensions that includes StackSafe™ (for hardware stack protection), CoDense™, PowerBrake and WFI/WFE. The N225 supports both four-wire and two-wire JTAG debug and instruction trace interface for software development. On the performance front, it deploys several configurable options such as dynamic branch prediction, local memories, multiplier optimized for performance or area. Instruction cache or read-only data access is supported with an external cache controller. Moreover, it comes with rich features to ease SoC integration such as CLIC and PLIC for interrupt handling; an AHB-Lite system bus and an AHB-lite low-latency interface; an APB bus for CPU local peripherals, and an AHB-Lite local memory access port for external bus masters.
Key features
- AndeStar™ V5 Instruction Set Architecture (ISA)
- Compliant with RISC-V I, M, A, C, B and Zce extensions
- Andes extensions for performance and code size enhancements
- 3-stage pipeline optimized for gate count and efficiency
- 16/32-bit mixable instructions for code density
- Instruction and read-only caches supported with an external flash controller
- Branch prediction to speed up control code
- Enhanced Physical Memory Protection (ePMP) to enhance core security
- Core-Local Interrupt Controller (CLIC) for fast response, interrupt prioritization and pre-emption and Platform-Level Interrupt Controller (PLIC) for a wide range of cores and system event scenarios
- Patented CoDense™ technology to compress program code on top of the 16-bit extension
- Instruction Trace Interface supports RISC-V Processor Trace v2.0
- StakeSafe™ hardware to measure stack size, and detect runtime overflow/underflow
- PowerBrake, WFI/WFE (Wait For Interrupt/Event) for power management on different occasions
Block Diagram
AndesCore™ N225 block diagram
Applications
- Embedded controller
- Sensor fusion
- Small IoT devices
- Wearable devices
- Smart home
Specifications
Identity
Part Number
AndesCore™ N225
Vendor
Andes Technology Corp.
Type
Silicon IP
Compute
CPU Architecture
RISC-V
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
R.O.C
Learn more about CPU IP core
Andes Technology Honors Quintauris as 2026 Partner of the Year
This award recognizes Quintauris’ exceptional dedication to develop reference architectures and advancing mass-market commercialization for the RISC-V ecosystem with Andes.
Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder
Based on Visual Studio Code (VS Code), it is integrated, lightweight, and designed to streamline the development experience by bringing Andes’ industry-leading toolchain and advanced debugging capabilities directly into the most popular integrated development environment (IDE).
Andes Technology’s D23-SE RISC-V Processor Achieves ISO 26262 ASIL‑B and ASIL‑D Certification for Functional Safety Applications
Built upon the production-proven D23 architecture, the 32-bit D23-SE processor is specifically engineered for safety-critical systems requiring deterministic performance, robust security mechanisms, and accelerated SoC compliance workflow.
Andes Technology Unveils Next-Generation AI Solutions: AndesAIRE™ AnDLA™ I370 v2.0 and NN SDK v1.2.0 for Advanced ViT, VLM, and SLM at the Edge
This milestone release addresses one of the industry’s most challenging hurdles: enabling resource-heavy Transformer architectures such as Vision Transformers (ViT), Vision-Language Models (VLMs), and Small Language Models (SLMs) to execute efficiently on power- and cost-constrained edge platforms.
Andes Technology and Mirabilis Design Announce Collaboration on System-Level Models for Andes RISC-V Processor IP
Validated Architecture Models Enable Early Design Exploration and Pre-RTL Optimization
Frequently asked questions about CPU IP cores
What is Compact and Performance Efficiency 32-bit RISC-V Core?
Compact and Performance Efficiency 32-bit RISC-V Core is a CPU IP core from Andes Technology Corp. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.