Vendor: Vervesemi Microelectronics PVT LTD Category: DAC

32-bit sigma delta digital-to-analog converter for seismic & precision application in TSMC 180nm

DA32BDS is 32bit delta sigma digital-to-analog converter (DAC) containing a low noise programmable gain amplifier (PGA) and 2 cha…

Contact Provider Request Datasheet
32 Bit TSMC 180nm BCDG2 View all specifications

Overview

DA32BDS is 32bit delta sigma digital-to-analog converter (DAC) containing a low noise programmable gain amplifier (PGA) and 2 channel input multiplexer. This DAC is very well suited for seismic monitoring kind of applications requiring ultra-high accuracy.

Key features

  • Buffered voltage output
  • Power Supply: Analog: 5V, Digital 1.8V
  • Analog and Digital Programmable gain
  • SNR (FIN=30Hz, GAIN=1, 413 Hz BW) = 120 dB
  • THD (FIN=30Hz, GAIN=1, 413 Hz BW) = -125dB
  • Output Frequency: 0.5 Hz to 250 Hz
  • Programmable power down and reset
  • -400C to 1050C operating temperature range
  • SPI interface

Benefits

  • Ultra-low power delta sigma DAC
  • High performance up-to 124dB dynamic range
  • Industry best IP specifications

Applications

  • Seismic monitoring
  • Industrial process control
  • High-accuracy instrumentation

What’s Included?

  • Datasheet
  • Hard Macro (GDSII)
  • Characterisation Report (as applicable)
  • Abstract View (LEF)
  • Integration and Customer Support

Silicon Options

Foundry Node Process Maturity
TSMC 180nm BCDG2 —

Specifications

Identity

Part Number
DA32BDS
Vendor
Vervesemi Microelectronics PVT LTD
Type
Silicon IP

Analog

Resolution bits
32 Bit

Provider

Contact Vervesemi Microelectronics PVT LTD

Learn more about DAC IP core

Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR

In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.

Frequently asked questions about DAC IP cores

What is 32-bit sigma delta digital-to-analog converter for seismic & precision application in TSMC 180nm?

32-bit sigma delta digital-to-analog converter for seismic & precision application in TSMC 180nm is a DAC IP core from Vervesemi Microelectronics PVT LTD listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this DAC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DAC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP