Making the most of the 60th DAC
July 19, 2023
I just returned from a week in San Francisco where I attended the 60th Design Automation Conference. It was a typical week at DAC — cold weather in July, catching up with long-time industry friends, and lack of sleep from long days. Maybe I’m just cynical from having been to DAC since 1995 — which is apparently not that long after talking to a few people this week — but I didn’t have really high expectations for the show this time around. Frankly though, I found the overall experience much better than expected.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related Blogs
- Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum
- Efficiency Defines The Future Of Data Movement
- How Network-on-Chip Architectures Are Powering the Future of Microcontroller Design
- The Power of Shifting Left: Cadence Accelerating Innovation with Arm
Latest Blogs
- Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
- How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
- The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
- Building Trusted AI Agents from the Silicon Root of Trust
- Heterogeneous Computing in Space