Making the most of the 60th DAC
July 19, 2023
I just returned from a week in San Francisco where I attended the 60th Design Automation Conference. It was a typical week at DAC — cold weather in July, catching up with long-time industry friends, and lack of sleep from long days. Maybe I’m just cynical from having been to DAC since 1995 — which is apparently not that long after talking to a few people this week — but I didn’t have really high expectations for the show this time around. Frankly though, I found the overall experience much better than expected.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Blogs
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
- The Evolution of AI and ML- Enhanced Advanced Driver Systems
- MIPS and GlobalFoundries: Powering the Next Wave of Physical AI
- The Evolution of CXL.CacheMem IDE: Insights into CXL3.0 Security Feature