DAC 2024 - Showcasing the future of RISC-V through EDA
Brett Cline, Codasip
Vendor:
InCirT GmbH
Category:
DAC
2GS/s 11b dual I/Q DAC on GF 22nm FDX
Ultra-low power current-steering 2GS/s 11b dual I/Q DAC on GF 22nm FDX
Overview
Dual I/Q 11 bits Digital-to-Analogue converters implements in GlobalFoundries 22FDX/22FDX-PLUS. These converters run with a 2GHz sampling clock deliver output voltages on 100-ohms resistors tied to VDD. It can also be used as a current steering converter, as a current sink. Its compact footprint and low power dissipation make it an excellent choice for SoC design.
Key features
- Sampling clock frequency up to 2GHz
- Small area: 126um x 274um
- Power dissipation: 8mW @ 0.8V at 2GHz
- 9.5 bits ENOB typical — SFDR 65dB
- Output voltage range [VDD, VDD-0.2V]
- Output currents sink [0 — 2mA] GF 22FDX CMOS technology
Block Diagram
Click to open fullscreen
Applications
- Wireless Communications
- Radar Applications
- Satellite Communications Wireline Communications
What’s Included?
- GDSII layout
- Verilog (or SystemVerilog) model
- Integration support
- DRC, LVS reports
- Datasheet including characterization results
- CDL netlist for LVS
- LEF files
- Verification report
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 22nm | FDX | Available on request |
| GlobalFoundries | 22nm | FDX+ | Available on request |
Specifications
Identity
Part Number
AIX-DACIQ-11B2G-GF22FDX
Vendor
InCirT GmbH
Type
Silicon IP
Analog
Resolution bits
11 Bit
Provider
HQ:
Germany
Learn more about DAC IP core
Making the most of the 60th DAC
Brett Cline, Codasip
DAC 2022 - Is it too risky not to adopt RISC-V?
Brett Cline, Codasip
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.
DAC: The View from Wall Street
DAC Panelists Discuss Emulation's Versatility & Various Use Models
Lauro Rizzatti, Verification Consultant
Frequently asked questions about DAC IP cores
What is 2GS/s 11b dual I/Q DAC on GF 22nm FDX?
2GS/s 11b dual I/Q DAC on GF 22nm FDX is a DAC IP core from InCirT GmbH listed on Semi IP Hub. It is listed with support for globalfoundries Available on request.
How should engineers evaluate this DAC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DAC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.