DAC 2024 - Showcasing the future of RISC-V through EDA
As I sat on the plane in Boston it’s fair to say that I was curious about what DAC 2024 would bring. The previous year was much better than I expected but a cold June in San Francisco wasn’t exactly what I was dreaming about. Afterall, while I was heading to San Francisco with a bunch of other Codasippers some of the Codasip team was headed for the RISC-V Summit in Munich.
The event is nowhere on the scale that it used to be. In fact, the entire exhibit could probably now fill one floor of the Moscone. But the level of foot traffic remained high throughout the show and the team and I spoke to a fair number of people over the 3 days of exhibits. I was impressed with the number of fresh faces and new startups. There was something interesting to see in all corners of the tradeshow floor. And… incredibly the weather was, well, incredible.
To read the full article, click here
Related Semiconductor IP
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Tiny, Ultra-Low-Power Embedded RISC-V Processor
Related Blogs
- DAC 2022 - Is it too risky not to adopt RISC-V?
- Sunny skies and electric energy: RISC-V Summit Europe 2024 shines in Munich
- RISC-V Software: Great Progress in 2024 and Much More Ahead in 2025
- How RISC-V Enables Low-Power Vision for ADAS System
Latest Blogs
- AI in Design Verification: Where It Works and Where It Doesn’t
- PCIe 7.0 fundamentals: Baseline ordering rules
- Ensuring reliability in Advanced IC design
- A Closer Look at proteanTecs Health and Performance Management Solutions Portfolio
- Enabling Memory Choice for Modern AI Systems: Tenstorrent and Rambus Deliver Flexible, Power-Efficient Solutions