The DESPI is a fully configurable eSPI master/slave device supporting all features described in Enhanced Serial Peripheral Interf…
- SPI / QSPI XSPI
- now
Browse Low-Speed Control Interface IP cores for semiconductor designs requiring reliable low-bandwidth communication, control, monitoring, and configuration links. These IP cores are widely used for embedded peripherals, system management, industrial automation, automotive electronics, and control-plane integration.
Compare Low-Speed Control Interface IP from multiple vendors based on supported protocols, controller and target modes, timing features, robustness, safety support, and silicon efficiency. This category helps identify the right low-speed semiconductor interface IP for dependable SoC integration.
The DESPI is a fully configurable eSPI master/slave device supporting all features described in Enhanced Serial Peripheral Interf…
SENT Protocol IP Core for Automotive Communication
The DSENT, a hardware implementation of the Single Edge Nibble Transmission (SENT) protocol controller.
Pulse Per Second (PPS) Clock to PPS core
NetTimeLogic’s PPS Clock to PPS core is a full hardware (FPGA) only implementation of a PPS generator out of a clock of configura…
MIPI I3C Slave v1.1 Controller IP enables efficient data flow for sensor integration.
As Sensor data rate increases, there is a necessity to have control information flowing to and from sensors at an efficient data …
I3C interface is a fast, low cost, low power, two wire digital interface for sensors in mobile wireless products, compliant with …
ARINC 429 IP-Core with DO-254 Package
The ARINC-429 IP Core is a multi-channel ARINC 429 transmitter and receiver core for serial communication in airborne application…
SMBUS & PMBUS Master/Slave controller
The DPSMBUS is a fully-featured module based on the I2C protocol, which supports SMBus and PMBus functionalities.
Our efficient Core performs serial-to-parallel conversion on data received from a IR Receiver Diode.
I2C Master / Slave Controller with FIFO (AXI & AXI-Lite Bus)
The I2C is a two-wire, bi-directional serial bus, which provides a simple and efficient method of short distance data transmissio…
I2C Bus Master / Slave Controller Interface with FIFO
The I2C is a two-wire, bi-directional serial bus, which provides a simple and efficient method of short distance data transmissio…
Radio Clock (DCF77) Master core
NetTimeLogic’s DCF Master Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize other…
Radio Clock (DCF77) Slave core
NetTimeLogic’s DCFSlave Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize to a DC…
NMEA Time of Day (ToD) Slave core
NetTimeLogic’s NMEATime Of Day (ToD) Slave Clock is a full hardware (FPGA) only implementation of a synchronization core able to …
NMEA Time of Day (ToD) Master core
NetTimeLogic’s Time Of Day (ToD) Master Clock is a full hardware (FPGA) only implementation of a synchronization core able to syn…
NetTimeLogic’s IRIG Slave Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize to an…
NetTimeLogic’s IRIG Master Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize othe…
Pulse Per Second Master (PPS) core
NetTimeLogic’s PPS Master Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize other…
Pulse Per Second Slave (PPS) core
NetTimeLogic’s PPS Slave Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize to a P…
Time aligned Signal Timestamper core
The Signal Timestamper from NetTimeLogic is a timestamper with nanosecond resolution (second and nanosecond format).
IEEE1588 & IEEE802.1AS PTP Timestamp Unit (TSU) core
NetTimeLogic’s PTP Timestamp Unit is an implementation of a single port Frame Timestamp Unit (TSU) according to IEEE1588-2008 (PT…